From: Renaud Barbier <renaud.barbier@ge.com>
To: barebox@lists.infradead.org
Subject: [PATCH v2 0/8] DDR2 memory initialisaion
Date: Tue, 25 Jun 2013 11:45:29 +0100 [thread overview]
Message-ID: <1372157137-7602-1-git-send-email-renaud.barbier@ge.com> (raw)
In-Reply-To: <1370019244-7873-1-git-send-email-renaud.barbier@ge.com>
This patch set adds memory initialisation through SPD data for
Freescale CPUs such as the mpc8544. It is based on U-Boot tree id
a71d45d706a5b51c34
Support for DDR1, DDR3 and memory interleaving has been removed as
the code is aimed at the GEIP DA923RC board. Support for this
board will be submitted after approval of these patches by the
barebox community.
In addition, early I2C read access has been added so that the SPD
data can be retrieved from the I2C eeprom.
Renaud Barbier (8):
common: DDR2 SPD checksum.
ppc asm: DDR headers
ppc 8xxx: DDR headers
ppc 8xxx: DIMM parameters calculation
ppc 8xxx: DDR utility and memory options
ppx 8xxx: DDR registers value calculation
ppc 8xxx: core DDR driver functions
ppc 85xx: early I2C support
arch/ppc/ddr-8xxx/common_timing_params.h | 44 +++
arch/ppc/ddr-8xxx/ctrl_regs.c | 425 ++++++++++++++++++++++++++
arch/ppc/ddr-8xxx/ddr.h | 105 +++++++
arch/ppc/ddr-8xxx/ddr2_dimm_params.c | 303 ++++++++++++++++++
arch/ppc/ddr-8xxx/ddr2_setctrl.c | 58 ++++
arch/ppc/ddr-8xxx/lc_common_dimm_params.c | 214 +++++++++++++
arch/ppc/ddr-8xxx/main.c | 238 ++++++++++++++
arch/ppc/ddr-8xxx/options.c | 111 +++++++
arch/ppc/ddr-8xxx/util.c | 100 ++++++
arch/ppc/include/asm/fsl_ddr_dimm_params.h | 60 ++++
arch/ppc/include/asm/fsl_ddr_sdram.h | 131 ++++++++-
arch/ppc/mach-mpc85xx/fsl_i2c.c | 253 +++++++++++++++
arch/ppc/mach-mpc85xx/include/mach/fsl_i2c.h | 18 ++
common/Makefile | 1 +
common/ddr_spd.c | 39 +++
include/ddr_spd.h | 135 ++++++++
16 files changed, 2231 insertions(+), 4 deletions(-)
create mode 100644 arch/ppc/ddr-8xxx/common_timing_params.h
create mode 100644 arch/ppc/ddr-8xxx/ctrl_regs.c
create mode 100644 arch/ppc/ddr-8xxx/ddr.h
create mode 100644 arch/ppc/ddr-8xxx/ddr2_dimm_params.c
create mode 100644 arch/ppc/ddr-8xxx/ddr2_setctrl.c
create mode 100644 arch/ppc/ddr-8xxx/lc_common_dimm_params.c
create mode 100644 arch/ppc/ddr-8xxx/main.c
create mode 100644 arch/ppc/ddr-8xxx/options.c
create mode 100644 arch/ppc/ddr-8xxx/util.c
create mode 100644 arch/ppc/include/asm/fsl_ddr_dimm_params.h
create mode 100644 arch/ppc/mach-mpc85xx/fsl_i2c.c
create mode 100644 arch/ppc/mach-mpc85xx/include/mach/fsl_i2c.h
create mode 100644 common/ddr_spd.c
create mode 100644 include/ddr_spd.h
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
next prev parent reply other threads:[~2013-06-25 10:46 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-05-31 16:53 [PATCH 0/8] U-Boot DDR initialisation import Renaud Barbier
2013-05-31 16:53 ` [PATCH 1/8] ppc 8xxx: DDR headers Renaud Barbier
2013-05-31 16:53 ` [PATCH 2/8] ppc 8xxx: memory controller register manipulation functions Renaud Barbier
2013-05-31 16:53 ` [PATCH 3/8] ppc 8xxx: dimm parameters calculation Renaud Barbier
2013-05-31 16:54 ` [PATCH 4/8] ppc 8xxx: lowest common dimm parameters Renaud Barbier
2013-05-31 16:54 ` [PATCH 5/8] ppc 8xxx: DDR utility functions Renaud Barbier
2013-05-31 16:54 ` [PATCH 6/8] ppc 8xxx: DDR specific options Renaud Barbier
2013-05-31 16:54 ` [PATCH 7/8] ppc 8xxx: core DDR driver functions Renaud Barbier
2013-06-02 15:44 ` Sascha Hauer
2013-06-12 14:51 ` Renaud Barbier
2013-05-31 16:54 ` [PATCH 8/8] ppc 8xxx: remove interactive debugging Renaud Barbier
2013-06-25 10:45 ` Renaud Barbier [this message]
2013-06-26 6:34 ` [PATCH v2 0/8] DDR2 memory initialisaion Sascha Hauer
2013-06-26 17:33 ` [PATCH v3 0/8] DDR2 memory initialisation Renaud Barbier
2013-06-27 6:39 ` Sascha Hauer
2013-06-26 17:33 ` [PATCH 1/8] common: DDR2 SPD checksum Renaud Barbier
2013-06-26 17:33 ` [PATCH 2/8] ppc asm: DDR headers Renaud Barbier
2013-06-26 17:33 ` [PATCH 3/8] ppc 8xxx: " Renaud Barbier
2013-06-26 17:33 ` [PATCH 4/8] ppc 8xxx: DIMM parameters calculation Renaud Barbier
2013-06-26 17:33 ` [PATCH 5/8] ppc 8xxx: DDR utility and memory options Renaud Barbier
2013-06-26 17:33 ` [PATCH 6/8] ppx 8xxx: DDR registers value calculation Renaud Barbier
2013-06-26 17:33 ` [PATCH 7/8] ppc 8xxx: core DDR driver functions Renaud Barbier
2013-06-26 17:33 ` [PATCH 8/8] ppc 85xx: early I2C support Renaud Barbier
2013-06-25 10:45 ` [PATCH 1/8] common: DDR2 SPD checksum Renaud Barbier
2013-06-26 6:26 ` Sascha Hauer
2013-06-25 10:45 ` [PATCH 2/8] ppc asm: DDR headers Renaud Barbier
2013-06-25 10:45 ` [PATCH 3/8] ppc 8xxx: " Renaud Barbier
2013-06-25 10:45 ` [PATCH 4/8] ppc 8xxx: DIMM parameters calculation Renaud Barbier
2013-06-25 10:45 ` [PATCH 5/8] ppc 8xxx: DDR utility and memory options Renaud Barbier
2013-06-25 10:45 ` [PATCH 6/8] ppx 8xxx: DDR registers value calculation Renaud Barbier
2013-06-25 10:45 ` [PATCH 7/8] ppc 8xxx: core DDR driver functions Renaud Barbier
2013-06-25 10:45 ` [PATCH 8/8] ppc 85xx: early I2C support Renaud Barbier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1372157137-7602-1-git-send-email-renaud.barbier@ge.com \
--to=renaud.barbier@ge.com \
--cc=barebox@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox