mail archive of the barebox mailing list
 help / color / mirror / Atom feed
From: Sascha Hauer <s.hauer@pengutronix.de>
To: Steffen Trumtrar <s.trumtrar@pengutronix.de>
Cc: Barebox List <barebox@lists.infradead.org>
Subject: Re: [PATCH 00/19] ARM: SoCFPGA: Arria10: Early FPGA config
Date: Wed, 8 Aug 2018 09:24:26 +0200	[thread overview]
Message-ID: <20180808072426.5ztmtrsi4jovaowo@pengutronix.de> (raw)
In-Reply-To: <20180731104442.2451-1-s.trumtrar@pengutronix.de>

On Tue, Jul 31, 2018 at 12:44:23PM +0200, Steffen Trumtrar wrote:
> Hi!
> 
> This series allows configuring the FPGA of an Arria10 SoCFPGA early
> in the bootprocess from barebox. Early means: before the SDRAM is used.
> 
> The patches where developed for and tested on the Achilles board.
> 
> While at it, some cleanup patches are included, too.
> 
> 
> Steffen

Applied, thanks

Sascha

> 
> 
> 
> Enrico Jorns (1):
>   bootm: allow booting SoCFPGA prebootloader image
> 
> Steffen Trumtrar (18):
>   mci: dw_mmc: remove device_d pointer
>   mci: dw_mmc: convert to BIT() macro
>   mci: dw: move defines to headerfile
>   reset: socfpga: add missing driver name
>   ARM: socfpga: arria10: move debug_ll to common code
>   ARM: socfpga: arria10: add ocram base address
>   ARM: socfpga: add SMP_TWD_ADDR for Arria10
>   ARM: socfpga: arria10-init: split pinsetup
>   ARM: socfpga: arria10: set default TEXTBASE
>   ARM: socfpga: arria10: fix SDMMC phase shift
>   ARM: socfpga: achilles: update handoff files
>   ARM: dts: socfpga: Fix achilles dtc warnings
>   scripts: socfpga_mkimage: add size feature for PBL barebox
>   ARM: socfpga: arria10-reset-manager: don't reset bootsource
>   ARM: socfpga: Arria10: support programming FPGA in PBL
>   ARM: socfpga: achilles: convert to PBL barebox
>   ARM: arria10: update defconfig
>   ARM: socfpga: achilles: move environment to raw partition
> 
>  arch/arm/Kconfig                                   |   4 -
>  arch/arm/boards/reflex-achilles/Makefile           |   4 +-
>  arch/arm/boards/reflex-achilles/board.c            |  19 +
>  arch/arm/boards/reflex-achilles/lowlevel.c         |  87 +++-
>  .../boards/reflex-achilles/pinmux-config-arria10.c |   2 +-
>  .../boards/reflex-achilles/pll-config-arria10.c    |  16 +-
>  arch/arm/configs/socfpga-arria10_defconfig         |   7 +-
>  arch/arm/dts/socfpga_arria10_achilles.dts          |  20 +-
>  arch/arm/lib32/bootm.c                             |   7 +
>  arch/arm/mach-socfpga/Kconfig                      |   9 +-
>  arch/arm/mach-socfpga/Makefile                     |  12 +-
>  arch/arm/mach-socfpga/arria10-bootsource.c         |  16 +-
>  arch/arm/mach-socfpga/arria10-generic.c            |   2 +-
>  arch/arm/mach-socfpga/arria10-init.c               |  47 ++-
>  arch/arm/mach-socfpga/arria10-reset-manager.c      |  33 +-
>  arch/arm/mach-socfpga/arria10-sdram.c              |   2 +
>  arch/arm/mach-socfpga/arria10-xload-emmc.c         | 222 ++++++++++
>  arch/arm/mach-socfpga/arria10-xload.c              | 457 +++++++++++++++++++++
>  arch/arm/mach-socfpga/include/mach/arria10-fpga.h  |  86 ++++
>  arch/arm/mach-socfpga/include/mach/arria10-regs.h  |   2 +
>  .../include/mach/arria10-system-manager.h          |   6 +
>  arch/arm/mach-socfpga/include/mach/arria10-xload.h |  13 +
>  arch/arm/mach-socfpga/include/mach/debug_ll.h      |   2 -
>  arch/arm/mach-socfpga/include/mach/generic.h       |  41 ++
>  drivers/mci/dw_mmc.c                               | 152 +------
>  drivers/mci/dw_mmc.h                               | 140 +++++++
>  drivers/reset/reset-socfpga.c                      |   1 +
>  images/Makefile.socfpga                            |  17 +-
>  scripts/socfpga_mkimage.c                          |  25 +-
>  29 files changed, 1240 insertions(+), 211 deletions(-)
>  create mode 100644 arch/arm/boards/reflex-achilles/board.c
>  create mode 100644 arch/arm/mach-socfpga/arria10-xload-emmc.c
>  create mode 100644 arch/arm/mach-socfpga/arria10-xload.c
>  create mode 100644 arch/arm/mach-socfpga/include/mach/arria10-fpga.h
>  create mode 100644 arch/arm/mach-socfpga/include/mach/arria10-xload.h
>  create mode 100644 drivers/mci/dw_mmc.h
> 
> -- 
> 2.11.0
> 
> _______________________________________________
> barebox mailing list
> barebox@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/barebox
> 

-- 
Pengutronix e.K.                           |                             |
Industrial Linux Solutions                 | http://www.pengutronix.de/  |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0    |
Amtsgericht Hildesheim, HRA 2686           | Fax:   +49-5121-206917-5555 |

_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox

      parent reply	other threads:[~2018-08-08  7:24 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-07-31 10:44 Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 01/19] mci: dw_mmc: remove device_d pointer Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 02/19] mci: dw_mmc: convert to BIT() macro Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 03/19] mci: dw: move defines to headerfile Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 04/19] bootm: allow booting SoCFPGA prebootloader image Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 05/19] reset: socfpga: add missing driver name Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 06/19] ARM: socfpga: arria10: move debug_ll to common code Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 07/19] ARM: socfpga: arria10: add ocram base address Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 08/19] ARM: socfpga: add SMP_TWD_ADDR for Arria10 Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 09/19] ARM: socfpga: arria10-init: split pinsetup Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 10/19] ARM: socfpga: arria10: set default TEXTBASE Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 11/19] ARM: socfpga: arria10: fix SDMMC phase shift Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 12/19] ARM: socfpga: achilles: update handoff files Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 13/19] ARM: dts: socfpga: Fix achilles dtc warnings Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 14/19] scripts: socfpga_mkimage: add size feature for PBL barebox Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 15/19] ARM: socfpga: arria10-reset-manager: don't reset bootsource Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 16/19] ARM: socfpga: Arria10: support programming FPGA in PBL Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 17/19] ARM: socfpga: achilles: convert to PBL barebox Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 18/19] ARM: arria10: update defconfig Steffen Trumtrar
2018-07-31 10:44 ` [PATCH 19/19] ARM: socfpga: achilles: move environment to raw partition Steffen Trumtrar
2018-08-08  7:24 ` Sascha Hauer [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180808072426.5ztmtrsi4jovaowo@pengutronix.de \
    --to=s.hauer@pengutronix.de \
    --cc=barebox@lists.infradead.org \
    --cc=s.trumtrar@pengutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox