[PATCH 1/2] ARM: rdu2: config PMIC SW1AB and SW1C rails to 1.375

[PATCH 1/2] ARM: rdu2: config PMIC SW1AB and SW1C rails to 1.375

[Lucas Stach]

This is the default out-of-reset voltage, but if only the i.MX6 SoC
got reset, the PMIC might still be stuck at the lower volatge for the
slow operating point.

Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
---
 arch/arm/boards/zii-imx6q-rdu2/board.c | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)

diff --git a/arch/arm/boards/zii-imx6q-rdu2/board.c b/arch/arm/boards/zii-imx6q-rdu2/board.c
index f6c908c9f16d..bce221bf8d20 100644
--- a/arch/arm/boards/zii-imx6q-rdu2/board.c
+++ b/arch/arm/boards/zii-imx6q-rdu2/board.c
@@ -137,10 +137,27 @@ late_initcall(rdu2_enable_front_panel_usb);
 
 static int rdu2_devices_init(void)
 {
+	struct i2c_client client;
+
 	if (!of_machine_is_compatible("zii,imx6q-zii-rdu2") &&
 	    !of_machine_is_compatible("zii,imx6qp-zii-rdu2"))
 		return 0;
 
+	client.adapter = i2c_get_adapter(1);
+	if (client.adapter) {
+		u8 reg;
+
+		/*
+		 * Reset PMIC SW1AB and SW1C rails to 1.375V. If an event
+		 * caused only the i.MX6 SoC reset, the PMIC might still be
+		 * stuck on the low voltage for the slow operating point.
+		 */
+		client.addr = 0x08; /* PMIC i2c address */
+		reg = 0x2b; /* 1.375V, valid for both rails */
+		i2c_write_reg(&client, 0x20, &reg, 1);
+		i2c_write_reg(&client, 0x2e, &reg, 1);
+	}
+
 	barebox_set_hostname("rdu2");
 
 	imx6_bbu_internal_spi_i2c_register_handler("SPI", "/dev/m25p0.barebox",
-- 
2.19.0


_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox

[PATCH 2/2] ARM: rdu2: configure the USB port as OTG

[Lucas Stach]

Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
---
 arch/arm/dts/imx6qdl-zii-rdu2.dtsi | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/dts/imx6qdl-zii-rdu2.dtsi b/arch/arm/dts/imx6qdl-zii-rdu2.dtsi
index a74fb47831a9..9b5931d7be8e 100644
--- a/arch/arm/dts/imx6qdl-zii-rdu2.dtsi
+++ b/arch/arm/dts/imx6qdl-zii-rdu2.dtsi
@@ -140,3 +140,7 @@
 		};
 	};
 };
+
+&usbotg {
+	dr_mode = "otg";
+};
-- 
2.19.0


_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox

Re: [PATCH 1/2] ARM: rdu2: config PMIC SW1AB and SW1C rails to 1.375

[Lucas Stach]

Am Montag, den 17.09.2018, 18:36 +0200 schrieb Lucas Stach:
> This is the default out-of-reset voltage, but if only the i.MX6 SoC
> got reset, the PMIC might still be stuck at the lower volatge for the
> slow operating point.
> 
Please ignore, this patch is incomplete and I have a few more that
might fit into this series, so will resend later.

Regards,
Lucas

> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
> ---
>  arch/arm/boards/zii-imx6q-rdu2/board.c | 17 +++++++++++++++++
>  1 file changed, 17 insertions(+)
> 
> diff --git a/arch/arm/boards/zii-imx6q-rdu2/board.c b/arch/arm/boards/zii-imx6q-rdu2/board.c
> index f6c908c9f16d..bce221bf8d20 100644
> --- a/arch/arm/boards/zii-imx6q-rdu2/board.c
> +++ b/arch/arm/boards/zii-imx6q-rdu2/board.c
> @@ -137,10 +137,27 @@ late_initcall(rdu2_enable_front_panel_usb);
>  
>  static int rdu2_devices_init(void)
>  {
> > +	struct i2c_client client;
> +
> >  	if (!of_machine_is_compatible("zii,imx6q-zii-rdu2") &&
> >  	    !of_machine_is_compatible("zii,imx6qp-zii-rdu2"))
> >  		return 0;
>  
> > +	client.adapter = i2c_get_adapter(1);
> > +	if (client.adapter) {
> > +		u8 reg;
> +
> > +		/*
> > +		 * Reset PMIC SW1AB and SW1C rails to 1.375V. If an event
> > +		 * caused only the i.MX6 SoC reset, the PMIC might still be
> > +		 * stuck on the low voltage for the slow operating point.
> > +		 */
> > +		client.addr = 0x08; /* PMIC i2c address */
> > +		reg = 0x2b; /* 1.375V, valid for both rails */
> > +		i2c_write_reg(&client, 0x20, &reg, 1);
> > +		i2c_write_reg(&client, 0x2e, &reg, 1);
> > +	}
> +
> >  	barebox_set_hostname("rdu2");
>  
> >  	imx6_bbu_internal_spi_i2c_register_handler("SPI", "/dev/m25p0.barebox",

_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox