From: Sascha Hauer <s.hauer@pengutronix.de>
To: Barebox List <barebox@lists.infradead.org>
Subject: [PATCH 00/12] Designware PCIe updates and Layerscape support
Date: Wed, 27 Nov 2019 12:20:39 +0100 [thread overview]
Message-ID: <20191127112051.9427-1-s.hauer@pengutronix.de> (raw)
s series has some updates to the Designware PCIe controller driver
taken from Linux and finally adds support for the Layerscape incarnation
of the Designware PCIe core.
Sascha Hauer (12):
PCI: dwc: Don't hard-code DBI/ATU offset
PCI: dwc: Make use of IS_ALIGNED()
PCI: dwc: Add dw_pcie_disable_atu()
PCI: dwc: Make use of BIT() in constant definitions
PCI: dwc: Enable iATU unroll for endpoint too
PCI: dwc: Fix ATU identification for designware version >= 4.80
PCI: dwc: imx6: Share PHY debug register definitions
PCI: dwc: Cleanup DBI,ATU read and write APIs
PCI: dwc: rename readl/writel_dbi ops to read/write_dbi
PCI: dwc: Sync register definitions with Linux-5.4
PCI: dwc: Return directly when num-lanes is not found
PCI: Add layerscape PCIe driver
arch/arm/Kconfig | 1 +
drivers/pci/Kconfig | 7 +
drivers/pci/Makefile | 1 +
drivers/pci/pci-imx6.c | 11 +-
drivers/pci/pci-layerscape.c | 484 +++++++++++++++++++++++++++++
drivers/pci/pcie-designware-host.c | 16 -
drivers/pci/pcie-designware.c | 108 +++++--
drivers/pci/pcie-designware.h | 152 ++++++---
8 files changed, 688 insertions(+), 92 deletions(-)
create mode 100644 drivers/pci/pci-layerscape.c
--
2.24.0
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
next reply other threads:[~2019-11-27 11:20 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-27 11:20 Sascha Hauer [this message]
2019-11-27 11:20 ` [PATCH 01/12] PCI: dwc: Don't hard-code DBI/ATU offset Sascha Hauer
2019-11-27 11:20 ` [PATCH 02/12] PCI: dwc: Make use of IS_ALIGNED() Sascha Hauer
2019-11-27 11:20 ` [PATCH 03/12] PCI: dwc: Add dw_pcie_disable_atu() Sascha Hauer
2019-11-27 11:20 ` [PATCH 04/12] PCI: dwc: Make use of BIT() in constant definitions Sascha Hauer
2019-11-27 11:20 ` [PATCH 05/12] PCI: dwc: Enable iATU unroll for endpoint too Sascha Hauer
2019-11-27 11:20 ` [PATCH 06/12] PCI: dwc: Fix ATU identification for designware version >= 4.80 Sascha Hauer
2019-11-27 11:20 ` [PATCH 07/12] PCI: dwc: imx6: Share PHY debug register definitions Sascha Hauer
2019-11-27 11:20 ` [PATCH 08/12] PCI: dwc: Cleanup DBI,ATU read and write APIs Sascha Hauer
2019-11-27 11:20 ` [PATCH 09/12] PCI: dwc: rename readl/writel_dbi ops to read/write_dbi Sascha Hauer
2019-11-27 11:20 ` [PATCH 10/12] PCI: dwc: Sync register definitions with Linux-5.4 Sascha Hauer
2019-11-27 11:20 ` [PATCH 11/12] PCI: dwc: Return directly when num-lanes is not found Sascha Hauer
2019-11-27 11:20 ` [PATCH 12/12] PCI: Add layerscape PCIe driver Sascha Hauer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20191127112051.9427-1-s.hauer@pengutronix.de \
--to=s.hauer@pengutronix.de \
--cc=barebox@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox