* [PATCH v2 0/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support
@ 2023-06-06 14:53 Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 1/3] i2c: add <pbl/eeprom.h> for PBL use Marc Kleine-Budde
` (2 more replies)
0 siblings, 3 replies; 5+ messages in thread
From: Marc Kleine-Budde @ 2023-06-06 14:53 UTC (permalink / raw)
To: barebox
This series adds support for the Phytec i.MX8 SoM. It a minimal i2c
EEPROM read helper for the PBL and import + adopts the Phytec SOM
detection from u-boot. The Phytec SOM detection reads and parses the
EEPROM on the SOM to figure out the size of the populated RAM.
Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
---
Changes in v2:
- make several pointers to "struct phytec_eeprom" const
- phytec_print_som_info(): use printf() instead of pr_cont()
- let phytec_imx8m_detect() return int instead of u8
- fix typo in phytec_get_imx8m_spi()'s comment
- rename struct phytec_api0_data::pad -> __pad
- move include/phytec-som-* to include/boards/phytec
- Link to v1: https://lore.barebox.org/20230606-phytec-som-imx8mm-v1-0-b9c2bf70b766@pengutronix.de
---
Marc Kleine-Budde (3):
i2c: add <pbl/eeprom.h> for PBL use
common: board: phytec: import SoM detection for imx8m based SoM from u-boot
ARM: i.MX8MM: add Phytec i.MX8 SoM support
arch/arm/boards/Makefile | 1 +
arch/arm/boards/phytec-som-imx8mm/Makefile | 4 +
arch/arm/boards/phytec-som-imx8mm/board.c | 40 +
.../flash-header-imx8mm-phyboard-polis-rdk.imxcfg | 7 +
arch/arm/boards/phytec-som-imx8mm/lowlevel.c | 130 ++
arch/arm/boards/phytec-som-imx8mm/lowlevel.h | 8 +
arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c | 1852 ++++++++++++++++++++
arch/arm/dts/Makefile | 1 +
arch/arm/dts/imx8mm-phyboard-polis-rdk.dts | 60 +
arch/arm/mach-imx/Kconfig | 48 +
common/boards/Kconfig | 7 +
common/boards/Makefile | 1 +
common/boards/phytec/Makefile | 4 +
common/boards/phytec/phytec-som-detection.c | 209 +++
common/boards/phytec/phytec-som-imx8m-detection.c | 151 ++
images/Makefile.imx | 5 +
include/boards/phytec/phytec-som-detection.h | 69 +
include/boards/phytec/phytec-som-imx8m-detection.h | 19 +
include/pbl/eeprom.h | 34 +
19 files changed, 2650 insertions(+)
---
base-commit: d95b1da1ac49476565382e40bbeb56cd5ad29f4d
change-id: 20230606-phytec-som-imx8mm-2c90276fb58c
Best regards,
--
Marc Kleine-Budde <mkl@pengutronix.de>
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v2 1/3] i2c: add <pbl/eeprom.h> for PBL use
2023-06-06 14:53 [PATCH v2 0/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
@ 2023-06-06 14:53 ` Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 2/3] common: board: phytec: import SoM detection for imx8m based SoM from u-boot Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 3/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
2 siblings, 0 replies; 5+ messages in thread
From: Marc Kleine-Budde @ 2023-06-06 14:53 UTC (permalink / raw)
To: barebox
Add a small helper to read a single page of EEPROM data.
Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
---
include/pbl/eeprom.h | 34 ++++++++++++++++++++++++++++++++++
1 file changed, 34 insertions(+)
diff --git a/include/pbl/eeprom.h b/include/pbl/eeprom.h
new file mode 100644
index 000000000000..df868b1a37fb
--- /dev/null
+++ b/include/pbl/eeprom.h
@@ -0,0 +1,34 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __PBL_EEPROM_H_
+#define __PBL_EEPROM_H_
+
+#include <common.h>
+#include <pbl/i2c.h>
+
+static inline void eeprom_read(struct pbl_i2c *i2c, u16 client_addr, u32 addr, void *buf, u16 count)
+{
+ u8 msgbuf[2];
+ struct i2c_msg msg[] = {
+ {
+ .addr = client_addr,
+ .buf = msgbuf,
+ }, {
+ .addr = client_addr,
+ .flags = I2C_M_RD,
+ .buf = buf,
+ .len = count,
+ },
+ };
+ int ret, i = 0;
+
+ if (addr & I2C_ADDR_16_BIT)
+ msgbuf[i++] = addr >> 8;
+ msgbuf[i++] = addr;
+ msg[0].len = i;
+
+ ret = pbl_i2c_xfer(i2c, msg, ARRAY_SIZE(msg));
+ if (ret != ARRAY_SIZE(msg))
+ pr_err("Failed to read from eeprom@%x: %d\n", client_addr, ret);
+}
+
+#endif
--
2.39.2
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v2 2/3] common: board: phytec: import SoM detection for imx8m based SoM from u-boot
2023-06-06 14:53 [PATCH v2 0/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 1/3] i2c: add <pbl/eeprom.h> for PBL use Marc Kleine-Budde
@ 2023-06-06 14:53 ` Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 3/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
2 siblings, 0 replies; 5+ messages in thread
From: Marc Kleine-Budde @ 2023-06-06 14:53 UTC (permalink / raw)
To: barebox
This patch imports and cleans up the SoM detection for imx8m based SoM
from u-boot.
Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
---
common/boards/Kconfig | 7 +
common/boards/Makefile | 1 +
common/boards/phytec/Makefile | 4 +
common/boards/phytec/phytec-som-detection.c | 209 +++++++++++++++++++++
common/boards/phytec/phytec-som-imx8m-detection.c | 151 +++++++++++++++
include/boards/phytec/phytec-som-detection.h | 69 +++++++
include/boards/phytec/phytec-som-imx8m-detection.h | 19 ++
7 files changed, 460 insertions(+)
diff --git a/common/boards/Kconfig b/common/boards/Kconfig
index e27273b7671d..b240548b484d 100644
--- a/common/boards/Kconfig
+++ b/common/boards/Kconfig
@@ -2,3 +2,10 @@
config BOARD_QEMU_VIRT
bool
+
+config BOARD_PHYTEC_SOM_DETECTION
+ bool
+
+config BOARD_PHYTEC_SOM_IMX8M_DETECTION
+ bool
+ select BOARD_PHYTEC_SOM_DETECTION
diff --git a/common/boards/Makefile b/common/boards/Makefile
index 5b4e429c13e9..2a96ce6aec5c 100644
--- a/common/boards/Makefile
+++ b/common/boards/Makefile
@@ -1,3 +1,4 @@
# SPDX-License-Identifier: GPL-2.0-only
obj-$(CONFIG_BOARD_QEMU_VIRT) += qemu-virt/
+obj-y += phytec/
diff --git a/common/boards/phytec/Makefile b/common/boards/phytec/Makefile
new file mode 100644
index 000000000000..741a0e2eb704
--- /dev/null
+++ b/common/boards/phytec/Makefile
@@ -0,0 +1,4 @@
+# SPDX-License-Identifier: GPL-2.0-only
+
+lwl-$(CONFIG_BOARD_PHYTEC_SOM_DETECTION) += phytec-som-detection.o
+lwl-$(CONFIG_BOARD_PHYTEC_SOM_IMX8M_DETECTION) += phytec-som-imx8m-detection.o
diff --git a/common/boards/phytec/phytec-som-detection.c b/common/boards/phytec/phytec-som-detection.c
new file mode 100644
index 000000000000..e338639d03e9
--- /dev/null
+++ b/common/boards/phytec/phytec-som-detection.c
@@ -0,0 +1,209 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2020 PHYTEC Messtechnik GmbH
+ * Author: Teresa Remmet <t.remmet@phytec.de>
+ */
+
+#include <boards/phytec/phytec-som-imx8m-detection.h>
+#include <common.h>
+#include <pbl/eeprom.h>
+
+struct phytec_eeprom_data eeprom_data;
+
+#define POLY (0x1070U << 3)
+
+static u8 _crc8(u16 data)
+{
+ int i;
+
+ for (i = 0; i < 8; i++) {
+ if (data & 0x8000)
+ data = data ^ POLY;
+ data = data << 1;
+ }
+
+ return data >> 8;
+}
+
+static unsigned int crc8(unsigned int crc, const u8 *vptr, int len)
+{
+ int i;
+
+ for (i = 0; i < len; i++)
+ crc = _crc8((crc ^ vptr[i]) << 8);
+
+ return crc;
+}
+
+const char *phytec_get_opt(const struct phytec_eeprom_data *data)
+{
+ const char *opt;
+
+ if (!data)
+ data = &eeprom_data;
+
+ switch (data->api_rev) {
+ case PHYTEC_API_REV0:
+ case PHYTEC_API_REV1:
+ opt = data->data.data_api0.opt;
+ break;
+ case PHYTEC_API_REV2:
+ opt = data->data.data_api2.opt;
+ break;
+ default:
+ opt = NULL;
+ break;
+ };
+
+ return opt;
+}
+
+static int phytec_eeprom_data_init(struct pbl_i2c *i2c,
+ struct phytec_eeprom_data *data,
+ int addr, u8 phytec_som_type)
+{
+ unsigned int crc;
+ const char *opt;
+ int *ptr;
+ int ret = -1, i;
+ u8 som;
+
+ if (!data)
+ data = &eeprom_data;
+
+ eeprom_read(i2c, addr, I2C_ADDR_16_BIT, data, sizeof(struct phytec_eeprom_data));
+
+ if (data->api_rev == 0xff) {
+ pr_err("%s: EEPROM is not flashed. Prototype?\n", __func__);
+ return -EINVAL;
+ }
+
+ for (i = 0, ptr = (int *)data;
+ i < sizeof(struct phytec_eeprom_data);
+ i += sizeof(ptr), ptr++)
+ if (*ptr != 0x0)
+ break;
+
+ if (i == sizeof(struct phytec_eeprom_data)) {
+ pr_err("%s: EEPROM data is all zero. Erased?\n", __func__);
+ return -EINVAL;
+ }
+
+ if (data->api_rev > PHYTEC_API_REV2) {
+ pr_err("%s: EEPROM API revision %u not supported\n",
+ __func__, data->api_rev);
+ return -EINVAL;
+ }
+
+ /* We are done here for early revisions */
+ if (data->api_rev <= PHYTEC_API_REV1)
+ return 0;
+
+ crc = crc8(0, (const unsigned char *)data,
+ sizeof(struct phytec_eeprom_data));
+ pr_debug("%s: crc: %x\n", __func__, crc);
+
+ if (crc) {
+ pr_err("%s: CRC mismatch. EEPROM data is not usable\n", __func__);
+ return -EINVAL;
+ }
+
+ som = data->data.data_api2.som_no;
+ pr_debug("%s: som id: %u\n", __func__, som);
+ opt = phytec_get_opt(data);
+ if (!opt)
+ return -EINVAL;
+
+ if (IS_ENABLED(CONFIG_BOARD_PHYTEC_SOM_IMX8M_DETECTION))
+ ret = phytec_imx8m_detect(som, opt, phytec_som_type);
+
+ if (ret) {
+ pr_err("%s: SoM ID does not match. Wrong EEPROM data?\n", __func__);
+ return -EINVAL;
+ }
+
+ return 0;
+}
+
+void phytec_print_som_info(const struct phytec_eeprom_data *data)
+{
+ const struct phytec_api2_data *api2;
+ char pcb_sub_rev;
+ unsigned int ksp_no, sub_som_type1 = -1, sub_som_type2 = -1;
+
+ if (!data)
+ data = &eeprom_data;
+
+ if (data->api_rev < PHYTEC_API_REV2)
+ return;
+
+ api2 = &data->data.data_api2;
+
+ /* Calculate PCB subrevision */
+ pcb_sub_rev = api2->pcb_sub_opt_rev & 0x0f;
+ pcb_sub_rev = pcb_sub_rev ? ((pcb_sub_rev - 1) + 'a') : ' ';
+
+ /* print standard product string */
+ if (api2->som_type <= 1) {
+ pr_info("SoM: %s-%03u-%s.%s PCB rev: %u%c\n",
+ phytec_som_type_str[api2->som_type], api2->som_no,
+ api2->opt, api2->bom_rev, api2->pcb_rev, pcb_sub_rev);
+ return;
+ }
+ /* print KSP/KSM string */
+ if (api2->som_type <= 3) {
+ ksp_no = (api2->ksp_no << 8) | api2->som_no;
+ pr_info("SoM: %s-%u ",
+ phytec_som_type_str[api2->som_type], ksp_no);
+ /* print standard product based KSP/KSM strings */
+ } else {
+ switch (api2->som_type) {
+ case 4:
+ sub_som_type1 = 0;
+ sub_som_type2 = 3;
+ break;
+ case 5:
+ sub_som_type1 = 0;
+ sub_som_type2 = 2;
+ break;
+ case 6:
+ sub_som_type1 = 1;
+ sub_som_type2 = 3;
+ break;
+ case 7:
+ sub_som_type1 = 1;
+ sub_som_type2 = 2;
+ break;
+ default:
+ break;
+ };
+
+ pr_info("SoM: %s-%03u-%s-%03u ",
+ phytec_som_type_str[sub_som_type1],
+ api2->som_no, phytec_som_type_str[sub_som_type2],
+ api2->ksp_no);
+ }
+
+ printf("Option: %s BOM rev: %s PCB rev: %u%c\n", api2->opt,
+ api2->bom_rev, api2->pcb_rev, pcb_sub_rev);
+}
+
+int phytec_eeprom_data_setup(struct pbl_i2c *i2c, struct phytec_eeprom_data *data,
+ int addr, int addr_fallback, u8 cpu_type)
+{
+ int ret;
+
+ ret = phytec_eeprom_data_init(i2c, data, addr, cpu_type);
+ if (ret) {
+ pr_err("%s: init failed. Trying fall back address 0x%x\n",
+ __func__, addr_fallback);
+ ret = phytec_eeprom_data_init(i2c, data, addr_fallback, cpu_type);
+ }
+
+ if (ret)
+ pr_err("%s: EEPROM data init failed\n", __func__);
+ else
+ pr_debug("%s: init successful\n", __func__);
+
+ return ret;
+}
diff --git a/common/boards/phytec/phytec-som-imx8m-detection.c b/common/boards/phytec/phytec-som-imx8m-detection.c
new file mode 100644
index 000000000000..a21c0c328fd0
--- /dev/null
+++ b/common/boards/phytec/phytec-som-imx8m-detection.c
@@ -0,0 +1,151 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2020 PHYTEC Messtechnik GmbH
+ * Author: Teresa Remmet <t.remmet@phytec.de>
+ */
+
+#include <boards/phytec/phytec-som-imx8m-detection.h>
+#include <common.h>
+#include <mach/imx/generic.h>
+
+extern struct phytec_eeprom_data eeprom_data;
+
+/* Check if the SoM is actually one of the following products:
+ * - i.MX8MM
+ * - i.MX8MN
+ * - i.MX8MP
+ * - i.MX8MQ
+ *
+ * Returns 0 in case it's a known SoM. Otherwise, returns -errno.
+ */
+int phytec_imx8m_detect(u8 som, const char *opt, u8 cpu_type)
+{
+ if (som == PHYTEC_IMX8MP_SOM && cpu_type == IMX_CPU_IMX8MP)
+ return 0;
+
+ if (som == PHYTEC_IMX8MM_SOM) {
+ if (((opt[0] - '0') != 0) &&
+ ((opt[1] - '0') == 0) && cpu_type == IMX_CPU_IMX8MM)
+ return 0;
+ else if (((opt[0] - '0') == 0) &&
+ ((opt[1] - '0') != 0) && cpu_type == IMX_CPU_IMX8MN)
+ return 0;
+ return -EINVAL;
+ }
+
+ if (som == PHYTEC_IMX8MQ_SOM && cpu_type == IMX_CPU_IMX8MQ)
+ return 0;
+
+ return -EINVAL;
+}
+
+/*
+ * So far all PHYTEC i.MX8M boards have RAM size definition at the
+ * same location.
+ */
+u8 phytec_get_imx8m_ddr_size(const struct phytec_eeprom_data *data)
+{
+ const char *opt;
+ u8 ddr_id;
+
+ if (!data)
+ data = &eeprom_data;
+
+ opt = phytec_get_opt(data);
+ if (opt)
+ ddr_id = opt[2] - '0';
+ else
+ ddr_id = PHYTEC_EEPROM_INVAL;
+
+ pr_debug("%s: ddr id: %u\n", __func__, ddr_id);
+
+ return ddr_id;
+}
+
+/*
+ * Filter SPI-NOR flash information. All i.MX8M boards have this at
+ * the same location.
+ * returns: 0x0 if no SPI is populated. Otherwise a board depended
+ * code for the size. PHYTEC_EEPROM_INVAL when the data is invalid.
+ */
+u8 phytec_get_imx8m_spi(const struct phytec_eeprom_data *data)
+{
+ const char *opt;
+ u8 spi;
+
+ if (!data)
+ data = &eeprom_data;
+
+ if (data->api_rev < PHYTEC_API_REV2)
+ return PHYTEC_EEPROM_INVAL;
+
+ opt = phytec_get_opt(data);
+ if (opt)
+ spi = opt[4] - '0';
+ else
+ spi = PHYTEC_EEPROM_INVAL;
+
+ pr_debug("%s: spi: %u\n", __func__, spi);
+
+ return spi;
+}
+
+/*
+ * Filter ethernet phy information. All i.MX8M boards have this at
+ * the same location.
+ * returns: 0x0 if no ethernet phy is poulated. 0x1 if it is populated.
+ * PHYTEC_EEPROM_INVAL when the data is invalid.
+ */
+u8 phytec_get_imx8m_eth(const struct phytec_eeprom_data *data)
+{
+ const char *opt;
+ u8 eth;
+
+ if (!data)
+ data = &eeprom_data;
+
+ if (data->api_rev < PHYTEC_API_REV2)
+ return PHYTEC_EEPROM_INVAL;
+
+ opt = phytec_get_opt(data);
+ if (opt) {
+ eth = opt[5] - '0';
+ eth &= 0x1;
+ } else {
+ eth = PHYTEC_EEPROM_INVAL;
+ }
+
+ pr_debug("%s: eth: %u\n", __func__, eth);
+
+ return eth;
+}
+
+/*
+ * Filter RTC information.
+ * returns: 0 if no RTC is poulated. 1 if it is populated.
+ * PHYTEC_EEPROM_INVAL when the data is invalid.
+ */
+u8 phytec_get_imx8mp_rtc(const struct phytec_eeprom_data *data)
+{
+ const char *opt;
+ u8 rtc;
+
+ if (!data)
+ data = &eeprom_data;
+
+ if (data->api_rev < PHYTEC_API_REV2)
+ return PHYTEC_EEPROM_INVAL;
+
+ opt = phytec_get_opt(data);
+ if (opt) {
+ rtc = opt[5] - '0';
+ rtc &= 0x4;
+ rtc = !(rtc >> 2);
+ } else {
+ rtc = PHYTEC_EEPROM_INVAL;
+ }
+
+ pr_debug("%s: rtc: %u\n", __func__, rtc);
+
+ return rtc;
+}
diff --git a/include/boards/phytec/phytec-som-detection.h b/include/boards/phytec/phytec-som-detection.h
new file mode 100644
index 000000000000..32690d7562bc
--- /dev/null
+++ b/include/boards/phytec/phytec-som-detection.h
@@ -0,0 +1,69 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2020 PHYTEC Messtechnik GmbH
+ * Author: Teresa Remmet <t.remmet@phytec.de>
+ */
+
+#ifndef _BOARDS_PHYTEC_PHYTEC_SOM_DETECTION_H
+#define _BOARDS_PHYTEC_PHYTEC_SOM_DETECTION_H
+
+#include <common.h>
+#include <pbl/i2c.h>
+
+#define PHYTEC_MAX_OPTIONS 17
+#define PHYTEC_IMX8MQ_SOM 66
+#define PHYTEC_IMX8MM_SOM 69
+#define PHYTEC_IMX8MP_SOM 70
+
+#define PHYTEC_EEPROM_INVAL 0xff
+
+enum {
+ PHYTEC_API_REV0 = 0,
+ PHYTEC_API_REV1,
+ PHYTEC_API_REV2,
+};
+
+static const char * const phytec_som_type_str[] = {
+ "PCM",
+ "PCL",
+ "KSM",
+ "KSP",
+};
+
+struct phytec_api0_data {
+ u8 pcb_rev; /* PCB revision of SoM */
+ u8 som_type; /* SoM type */
+ u8 ksp_no; /* KSP no */
+ char opt[16]; /* SoM options */
+ u8 mac[6]; /* MAC address (optional) */
+ u8 __pad[5]; /* padding */
+ u8 cksum; /* checksum */
+} __attribute__ ((__packed__));
+
+struct phytec_api2_data {
+ u8 pcb_rev; /* PCB revision of SoM */
+ u8 pcb_sub_opt_rev; /* PCB subrevision and opt revision */
+ u8 som_type; /* SoM type */
+ u8 som_no; /* SoM number */
+ u8 ksp_no; /* KSP information */
+ char opt[PHYTEC_MAX_OPTIONS]; /* SoM options */
+ char bom_rev[2]; /* BOM revision */
+ u8 mac[6]; /* MAC address (optional) */
+ u8 crc8; /* checksum */
+} __attribute__ ((__packed__));
+
+struct phytec_eeprom_data {
+ u8 api_rev;
+ union {
+ struct phytec_api0_data data_api0;
+ struct phytec_api2_data data_api2;
+ } data;
+} __attribute__ ((__packed__));
+
+const char *phytec_get_opt(const struct phytec_eeprom_data *data);
+int phytec_eeprom_data_setup(struct pbl_i2c *i2c, struct phytec_eeprom_data *data,
+ int addr, int addr_fallback, u8 cpu_type);
+
+void phytec_print_som_info(const struct phytec_eeprom_data *data);
+
+#endif /* _BOARDS_PHYTEC_PHYTEC_SOM_DETECTION_H */
diff --git a/include/boards/phytec/phytec-som-imx8m-detection.h b/include/boards/phytec/phytec-som-imx8m-detection.h
new file mode 100644
index 000000000000..2e123148d429
--- /dev/null
+++ b/include/boards/phytec/phytec-som-imx8m-detection.h
@@ -0,0 +1,19 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2020 PHYTEC Messtechnik GmbH
+ * Author: Teresa Remmet <t.remmet@phytec.de>
+ */
+
+#ifndef _BOARDS_PHYTEC_PHYTEC_SOM_IMX8M_DETECTION_H
+#define _BOARDS_PHYTEC_PHYTEC_SOM_IMX8M_DETECTION_H
+
+#include <common.h>
+#include <boards/phytec/phytec-som-detection.h>
+
+int phytec_imx8m_detect(u8 som, const char *opt, u8 cpu_type);
+u8 phytec_get_imx8m_ddr_size(const struct phytec_eeprom_data *data);
+u8 phytec_get_imx8mp_rtc(const struct phytec_eeprom_data *data);
+u8 phytec_get_imx8m_spi(const struct phytec_eeprom_data *data);
+u8 phytec_get_imx8m_eth(const struct phytec_eeprom_data *data);
+
+#endif /* _BOARDS_PHYTEC_PHYTEC_SOM_IMX8M_DETECTION_H */
--
2.39.2
^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v2 3/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support
2023-06-06 14:53 [PATCH v2 0/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 1/3] i2c: add <pbl/eeprom.h> for PBL use Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 2/3] common: board: phytec: import SoM detection for imx8m based SoM from u-boot Marc Kleine-Budde
@ 2023-06-06 14:53 ` Marc Kleine-Budde
2023-06-06 15:05 ` Ahmad Fatoum
2 siblings, 1 reply; 5+ messages in thread
From: Marc Kleine-Budde @ 2023-06-06 14:53 UTC (permalink / raw)
To: barebox
Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
---
arch/arm/boards/Makefile | 1 +
arch/arm/boards/phytec-som-imx8mm/Makefile | 4 +
arch/arm/boards/phytec-som-imx8mm/board.c | 40 +
| 7 +
arch/arm/boards/phytec-som-imx8mm/lowlevel.c | 130 ++
arch/arm/boards/phytec-som-imx8mm/lowlevel.h | 8 +
arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c | 1852 ++++++++++++++++++++
arch/arm/dts/Makefile | 1 +
arch/arm/dts/imx8mm-phyboard-polis-rdk.dts | 60 +
arch/arm/mach-imx/Kconfig | 48 +
images/Makefile.imx | 5 +
11 files changed, 2156 insertions(+)
diff --git a/arch/arm/boards/Makefile b/arch/arm/boards/Makefile
index 2877debad535..1222ef80feb1 100644
--- a/arch/arm/boards/Makefile
+++ b/arch/arm/boards/Makefile
@@ -95,6 +95,7 @@ obj-$(CONFIG_MACH_PHYTEC_SOM_AM335X) += phytec-som-am335x/
obj-$(CONFIG_MACH_PHYTEC_SOM_IMX6) += phytec-som-imx6/
obj-$(CONFIG_MACH_PHYTEC_PHYCORE_IMX7) += phytec-phycore-imx7/
obj-$(CONFIG_MACH_PHYTEC_PHYCORE_STM32MP1) += phytec-phycore-stm32mp1/
+obj-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += phytec-som-imx8mm/
obj-$(CONFIG_MACH_PHYTEC_SOM_IMX8MQ) += phytec-som-imx8mq/
obj-$(CONFIG_MACH_PLATHOME_OPENBLOCKS_AX3) += plathome-openblocks-ax3/
obj-$(CONFIG_MACH_PLATHOME_OPENBLOCKS_A6) += plathome-openblocks-a6/
diff --git a/arch/arm/boards/phytec-som-imx8mm/Makefile b/arch/arm/boards/phytec-som-imx8mm/Makefile
new file mode 100644
index 000000000000..10abebc53921
--- /dev/null
+++ b/arch/arm/boards/phytec-som-imx8mm/Makefile
@@ -0,0 +1,4 @@
+# SPDX-License-Identifier: GPL-2.0-only
+
+lwl-y += lowlevel.o lpddr4-timing.o
+obj-y += board.o
diff --git a/arch/arm/boards/phytec-som-imx8mm/board.c b/arch/arm/boards/phytec-som-imx8mm/board.c
new file mode 100644
index 000000000000..52f821f5fa30
--- /dev/null
+++ b/arch/arm/boards/phytec-som-imx8mm/board.c
@@ -0,0 +1,40 @@
+// SPDX-License-Identifier: GPL-2.0
+// SPDX-FileCopyrightText: 2022 Ahmad Fatoum, Pengutronix
+
+#include <bootsource.h>
+#include <common.h>
+#include <deep-probe.h>
+#include <init.h>
+#include <mach/imx/bbu.h>
+
+static int phyboard_polis_rdk_probe(struct device *dev)
+{
+ int emmc_bbu_flag = 0;
+ int sd_bbu_flag = 0;
+
+ if (bootsource_get() == BOOTSOURCE_MMC && bootsource_get_instance() == 1) {
+ of_device_enable_path("/chosen/environment-sd");
+ sd_bbu_flag = BBU_HANDLER_FLAG_DEFAULT;
+ } else {
+ of_device_enable_path("/chosen/environment-emmc");
+ emmc_bbu_flag = BBU_HANDLER_FLAG_DEFAULT;
+ }
+
+ imx8m_bbu_internal_mmcboot_register_handler("eMMC", "/dev/mmc2", emmc_bbu_flag);
+ imx8m_bbu_internal_mmc_register_handler("SD", "/dev/mmc1.barebox", sd_bbu_flag);
+
+ return 0;
+}
+
+static const struct of_device_id phyboard_polis_rdk_of_match[] = {
+ { .compatible = "phytec,imx8mm-phyboard-polis-rdk" },
+ { /* sentinel */ },
+};
+BAREBOX_DEEP_PROBE_ENABLE(phyboard_polis_rdk_of_match);
+
+static struct driver phyboard_polis_rdkboard_driver = {
+ .name = "board-phyboard-polis-rdk",
+ .probe = phyboard_polis_rdk_probe,
+ .of_compatible = DRV_OF_COMPAT(phyboard_polis_rdk_of_match),
+};
+coredevice_platform_driver(phyboard_polis_rdkboard_driver);
--git a/arch/arm/boards/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg b/arch/arm/boards/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg
new file mode 100644
index 000000000000..10606ce29c96
--- /dev/null
+++ b/arch/arm/boards/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg
@@ -0,0 +1,7 @@
+# SPDX-License-Identifier: GPL-2.0-only
+
+soc imx8mm
+
+loadaddr 0x007e1000
+max_load_size 0x3f000
+ivtofs 0x400
diff --git a/arch/arm/boards/phytec-som-imx8mm/lowlevel.c b/arch/arm/boards/phytec-som-imx8mm/lowlevel.c
new file mode 100644
index 000000000000..d66f6f79f1c4
--- /dev/null
+++ b/arch/arm/boards/phytec-som-imx8mm/lowlevel.c
@@ -0,0 +1,130 @@
+// SPDX-License-Identifier: GPL-2.0
+
+#include <asm/barebox-arm.h>
+#include <boards/phytec/phytec-som-imx8m-detection.h>
+#include <common.h>
+#include <debug_ll.h>
+#include <mach/imx/atf.h>
+#include <mach/imx/debug_ll.h>
+#include <mach/imx/esdctl.h>
+#include <mach/imx/generic.h>
+#include <mach/imx/imx8m-ccm-regs.h>
+#include <mach/imx/iomux-mx8mm.h>
+#include <mach/imx/xload.h>
+#include <mfd/bd71837.h>
+#include <pbl/i2c.h>
+#include <pbl/pmic.h>
+#include <soc/imx8m/ddr.h>
+
+#include "lowlevel.h"
+
+extern char __dtb_z_imx8mm_phyboard_polis_rdk_start[];
+
+#define UART_PAD_CTRL MUX_PAD_CTRL(PAD_CTL_DSE_3P3V_45_OHM)
+
+static void setup_uart(void)
+{
+ void __iomem *uart = IOMEM(MX8M_UART3_BASE_ADDR);
+
+ imx8m_early_setup_uart_clock();
+
+ imx8mm_setup_pad(IMX8MM_PAD_UART3_TXD_UART3_TX | UART_PAD_CTRL);
+ imx8m_uart_setup(uart);
+
+ pbl_set_putc(imx_uart_putc, uart);
+ putc_ll('>');
+}
+
+#define EEPROM_ADDR 0x51
+#define EEPROM_ADDR_FALLBACK 0x59
+
+static void phyboard_polis_rdk_ddr_init(void)
+{
+ struct pbl_i2c *i2c;
+ int size = 0xf;
+ int ret;
+
+ if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_FIX)) {
+ if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_1GB))
+ size = 1;
+ else if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_2GB))
+ size = 3;
+ else if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_4GB))
+ size = 5;
+ } else {
+ imx8mm_setup_pad(IMX8MM_PAD_I2C1_SCL_I2C1_SCL);
+ imx8mm_setup_pad(IMX8MM_PAD_I2C1_SDA_I2C1_SDA);
+ imx8m_ccgr_clock_enable(IMX8M_CCM_CCGR_I2C1);
+ i2c = imx8m_i2c_early_init(IOMEM(MX8MM_I2C1_BASE_ADDR));
+
+ ret = phytec_eeprom_data_setup(i2c, NULL, EEPROM_ADDR, EEPROM_ADDR_FALLBACK, IMX_CPU_IMX8MM);
+ if (ret)
+ goto err;
+
+ phytec_print_som_info(NULL);
+ size = phytec_get_imx8m_ddr_size(NULL);
+ }
+
+ switch (size) {
+ case 1:
+ /* 1GB RAM */
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[5].val = 0x2d0087;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[21].val = 0x8d;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[42].val = 0xf070707;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[58].val = 0x60012;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[73].val = 0x13;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[83].val = 0x30005;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[98].val = 0x5;
+ break;
+ case 3:
+ /* 2GB RAM */
+ break;
+ case 5:
+ /* 4GB RAM */
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[2].val = 0xa3080020;
+ phyboard_polis_rdk_dram_timing.ddrc_cfg[37].val = 0x17;
+ phyboard_polis_rdk_dram_timing.fsp_msg[0].fsp_cfg[8].val = 0x310;
+ phyboard_polis_rdk_dram_timing.fsp_msg[0].fsp_cfg[20].val = 0x3;
+ phyboard_polis_rdk_dram_timing.fsp_msg[1].fsp_cfg[9].val = 0x310;
+ phyboard_polis_rdk_dram_timing.fsp_msg[1].fsp_cfg[21].val = 0x3;
+ phyboard_polis_rdk_dram_timing.fsp_msg[2].fsp_cfg[9].val = 0x310;
+ phyboard_polis_rdk_dram_timing.fsp_msg[2].fsp_cfg[21].val = 0x3;
+ phyboard_polis_rdk_dram_timing.fsp_msg[3].fsp_cfg[10].val = 0x310;
+ phyboard_polis_rdk_dram_timing.fsp_msg[3].fsp_cfg[22].val = 0x3;
+ break;
+ default:
+ goto err;
+ }
+
+ imx8mm_ddr_init(&phyboard_polis_rdk_dram_timing, DRAM_TYPE_LPDDR4);
+ return;
+err:
+ pr_err("Could not detect correct RAM size. Fallback to default.\n");
+ imx8mm_ddr_init(&phyboard_polis_rdk_dram_timing, DRAM_TYPE_LPDDR4);
+}
+
+ENTRY_FUNCTION(start_phyboard_polis_rdk, r0, r1, r2)
+{
+ imx8mm_cpu_lowlevel_init();
+
+ relocate_to_current_adr();
+ setup_c();
+
+ setup_uart();
+
+ /*
+ * If we are in EL3 we are running for the first time out of OCRAM,
+ * we'll need to initialize the DRAM and run TF-A (BL31). The TF-A
+ * will then jump to DRAM in EL2
+ */
+ if (current_el() == 3) {
+ imx8mm_early_clock_init();
+
+ phyboard_polis_rdk_ddr_init();
+
+ imx8mm_load_and_start_image_via_tfa();
+ }
+
+ /* Standard entry we hit once we initialized both DDR and ATF */
+ imx8mm_barebox_entry(__dtb_z_imx8mm_phyboard_polis_rdk_start);
+}
diff --git a/arch/arm/boards/phytec-som-imx8mm/lowlevel.h b/arch/arm/boards/phytec-som-imx8mm/lowlevel.h
new file mode 100644
index 000000000000..9982a822b796
--- /dev/null
+++ b/arch/arm/boards/phytec-som-imx8mm/lowlevel.h
@@ -0,0 +1,8 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#ifndef PHYBOARD_POLIS_RDK_LOWLEVEL_H_
+#define PHYBOARD_POLIS_RDK_LOWLEVEL_H_
+
+extern struct dram_timing_info phyboard_polis_rdk_dram_timing;
+
+#endif
diff --git a/arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c b/arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c
new file mode 100644
index 000000000000..8142b3406859
--- /dev/null
+++ b/arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c
@@ -0,0 +1,1852 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright 2019 NXP
+ * Copyright (C) 2023 PHYTEC Messtechnik GmbH
+ *
+ * Generated code from MX8M_DDR_tool
+ */
+
+#include <common.h>
+#include <soc/imx8m/ddr.h>
+
+#define DDR_ONE_RANK
+#include <soc/imx8m/lpddr4_define.h>
+
+#include "lowlevel.h"
+
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+ /** Initialize DDRC registers **/
+ {0x3d400304, 0x1},
+ {0x3d400030, 0x1},
+ {0x3d400000, 0xa1080020},
+ {0x3d400020, 0x222},
+ {0x3d400024, 0x3a980},
+ {0x3d400064, 0x2d00d2},
+ {0x3d4000d0, 0xc00305ba},
+ {0x3d4000d4, 0x940000},
+ {0x3d4000dc, 0xd4002d},
+ {0x3d4000e0, 0x310000},
+ {0x3d4000e8, 0x66004d},
+ {0x3d4000ec, 0x16004d},
+ {0x3d400100, 0x191e0c20},
+ {0x3d400104, 0x60630},
+ {0x3d40010c, 0xb0b000},
+ {0x3d400110, 0xe04080e},
+ {0x3d400114, 0x2040c0c},
+ {0x3d400118, 0x1010007},
+ {0x3d40011c, 0x402},
+ {0x3d400130, 0x20600},
+ {0x3d400134, 0xc100002},
+ {0x3d400138, 0xd8},
+ {0x3d400144, 0x96004b},
+ {0x3d400180, 0x2ee0017},
+ {0x3d400184, 0x2605b8e},
+ {0x3d400188, 0x0},
+ {0x3d400190, 0x497820a},
+ {0x3d400194, 0x80303},
+ {0x3d4001b4, 0x170a},
+ {0x3d4001a0, 0xe0400018},
+ {0x3d4001a4, 0xdf00e4},
+ {0x3d4001a8, 0x80000000},
+ {0x3d4001b0, 0x11},
+ {0x3d4001c0, 0x1},
+ {0x3d4001c4, 0x1},
+ {0x3d4000f4, 0x699},
+ {0x3d400108, 0x70e1617},
+ {0x3d400200, 0x1f},
+ {0x3d40020c, 0x0},
+ {0x3d400210, 0x1f1f},
+ {0x3d400204, 0x80808},
+ {0x3d400214, 0x7070707},
+ {0x3d400218, 0x7070707},
+ {0x3d40021c, 0xf0f},
+ {0x3d400250, 0x29001701},
+ {0x3d400254, 0x2c},
+ {0x3d40025c, 0x4000030},
+ {0x3d400264, 0x900093e7},
+ {0x3d40026c, 0x2005574},
+ {0x3d400400, 0x111},
+ {0x3d400408, 0x72ff},
+ {0x3d400494, 0x2100e07},
+ {0x3d400498, 0x620096},
+ {0x3d40049c, 0x1100e07},
+ {0x3d4004a0, 0xc8012c},
+ {0x3d402020, 0x20},
+ {0x3d402024, 0x7d00},
+ {0x3d402050, 0x20d040},
+ {0x3d402064, 0x6001c},
+ {0x3d4020dc, 0x840000},
+ {0x3d4020e0, 0x310000},
+ {0x3d4020e8, 0x66004d},
+ {0x3d4020ec, 0x16004d},
+ {0x3d402100, 0xa040105},
+ {0x3d402104, 0x30407},
+ {0x3d402108, 0x203060b},
+ {0x3d40210c, 0x505000},
+ {0x3d402110, 0x2040202},
+ {0x3d402114, 0x2030202},
+ {0x3d402118, 0x1010004},
+ {0x3d40211c, 0x302},
+ {0x3d402130, 0x20300},
+ {0x3d402134, 0xa100002},
+ {0x3d402138, 0x1d},
+ {0x3d402144, 0x14000a},
+ {0x3d402180, 0x640004},
+ {0x3d402190, 0x3818200},
+ {0x3d402194, 0x80303},
+ {0x3d4021b4, 0x100},
+ {0x3d4020f4, 0x599},
+ {0x3d403020, 0x20},
+ {0x3d403024, 0x1f40},
+ {0x3d403050, 0x20d040},
+ {0x3d403064, 0x30007},
+ {0x3d4030dc, 0x840000},
+ {0x3d4030e0, 0x310000},
+ {0x3d4030e8, 0x66004d},
+ {0x3d4030ec, 0x16004d},
+ {0x3d403100, 0xa010102},
+ {0x3d403104, 0x30404},
+ {0x3d403108, 0x203060b},
+ {0x3d40310c, 0x505000},
+ {0x3d403110, 0x2040202},
+ {0x3d403114, 0x2030202},
+ {0x3d403118, 0x1010004},
+ {0x3d40311c, 0x302},
+ {0x3d403130, 0x20300},
+ {0x3d403134, 0xa100002},
+ {0x3d403138, 0x8},
+ {0x3d403144, 0x50003},
+ {0x3d403180, 0x190004},
+ {0x3d403190, 0x3818200},
+ {0x3d403194, 0x80303},
+ {0x3d4031b4, 0x100},
+ {0x3d4030f4, 0x599},
+ {0x3d400028, 0x0},
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+ {0x100a0, 0x0},
+ {0x100a1, 0x1},
+ {0x100a2, 0x2},
+ {0x100a3, 0x3},
+ {0x100a4, 0x4},
+ {0x100a5, 0x5},
+ {0x100a6, 0x6},
+ {0x100a7, 0x7},
+ {0x110a0, 0x0},
+ {0x110a1, 0x1},
+ {0x110a2, 0x3},
+ {0x110a3, 0x4},
+ {0x110a4, 0x5},
+ {0x110a5, 0x2},
+ {0x110a6, 0x7},
+ {0x110a7, 0x6},
+ {0x120a0, 0x0},
+ {0x120a1, 0x1},
+ {0x120a2, 0x3},
+ {0x120a3, 0x2},
+ {0x120a4, 0x5},
+ {0x120a5, 0x4},
+ {0x120a6, 0x7},
+ {0x120a7, 0x6},
+ {0x130a0, 0x0},
+ {0x130a1, 0x1},
+ {0x130a2, 0x2},
+ {0x130a3, 0x3},
+ {0x130a4, 0x4},
+ {0x130a5, 0x5},
+ {0x130a6, 0x6},
+ {0x130a7, 0x7},
+ {0x1005f, 0x1ff},
+ {0x1015f, 0x1ff},
+ {0x1105f, 0x1ff},
+ {0x1115f, 0x1ff},
+ {0x1205f, 0x1ff},
+ {0x1215f, 0x1ff},
+ {0x1305f, 0x1ff},
+ {0x1315f, 0x1ff},
+ {0x11005f, 0x1ff},
+ {0x11015f, 0x1ff},
+ {0x11105f, 0x1ff},
+ {0x11115f, 0x1ff},
+ {0x11205f, 0x1ff},
+ {0x11215f, 0x1ff},
+ {0x11305f, 0x1ff},
+ {0x11315f, 0x1ff},
+ {0x21005f, 0x1ff},
+ {0x21015f, 0x1ff},
+ {0x21105f, 0x1ff},
+ {0x21115f, 0x1ff},
+ {0x21205f, 0x1ff},
+ {0x21215f, 0x1ff},
+ {0x21305f, 0x1ff},
+ {0x21315f, 0x1ff},
+ {0x55, 0x1ff},
+ {0x1055, 0x1ff},
+ {0x2055, 0x1ff},
+ {0x3055, 0x1ff},
+ {0x4055, 0x1ff},
+ {0x5055, 0x1ff},
+ {0x6055, 0x1ff},
+ {0x7055, 0x1ff},
+ {0x8055, 0x1ff},
+ {0x9055, 0x1ff},
+ {0x200c5, 0x19},
+ {0x1200c5, 0x7},
+ {0x2200c5, 0x7},
+ {0x2002e, 0x2},
+ {0x12002e, 0x2},
+ {0x22002e, 0x2},
+ {0x90204, 0x0},
+ {0x190204, 0x0},
+ {0x290204, 0x0},
+ {0x20024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x120024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x220024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x20056, 0x3},
+ {0x120056, 0x3},
+ {0x220056, 0x3},
+ {0x1004d, 0xe00},
+ {0x1014d, 0xe00},
+ {0x1104d, 0xe00},
+ {0x1114d, 0xe00},
+ {0x1204d, 0xe00},
+ {0x1214d, 0xe00},
+ {0x1304d, 0xe00},
+ {0x1314d, 0xe00},
+ {0x11004d, 0xe00},
+ {0x11014d, 0xe00},
+ {0x11104d, 0xe00},
+ {0x11114d, 0xe00},
+ {0x11204d, 0xe00},
+ {0x11214d, 0xe00},
+ {0x11304d, 0xe00},
+ {0x11314d, 0xe00},
+ {0x21004d, 0xe00},
+ {0x21014d, 0xe00},
+ {0x21104d, 0xe00},
+ {0x21114d, 0xe00},
+ {0x21204d, 0xe00},
+ {0x21214d, 0xe00},
+ {0x21304d, 0xe00},
+ {0x21314d, 0xe00},
+ {0x10049, 0xeba},
+ {0x10149, 0xeba},
+ {0x11049, 0xeba},
+ {0x11149, 0xeba},
+ {0x12049, 0xeba},
+ {0x12149, 0xeba},
+ {0x13049, 0xeba},
+ {0x13149, 0xeba},
+ {0x110049, 0xeba},
+ {0x110149, 0xeba},
+ {0x111049, 0xeba},
+ {0x111149, 0xeba},
+ {0x112049, 0xeba},
+ {0x112149, 0xeba},
+ {0x113049, 0xeba},
+ {0x113149, 0xeba},
+ {0x210049, 0xeba},
+ {0x210149, 0xeba},
+ {0x211049, 0xeba},
+ {0x211149, 0xeba},
+ {0x212049, 0xeba},
+ {0x212149, 0xeba},
+ {0x213049, 0xeba},
+ {0x213149, 0xeba},
+ {0x43, 0x63},
+ {0x1043, 0x63},
+ {0x2043, 0x63},
+ {0x3043, 0x63},
+ {0x4043, 0x63},
+ {0x5043, 0x63},
+ {0x6043, 0x63},
+ {0x7043, 0x63},
+ {0x8043, 0x63},
+ {0x9043, 0x63},
+ {0x20018, 0x3},
+ {0x20075, 0x4},
+ {0x20050, 0x0},
+ {0x20008, 0x2ee},
+ {0x120008, 0x64},
+ {0x220008, 0x19},
+ {0x20088, 0x9},
+ {0x200b2, 0xdc},
+ {0x10043, 0x5a1},
+ {0x10143, 0x5a1},
+ {0x11043, 0x5a1},
+ {0x11143, 0x5a1},
+ {0x12043, 0x5a1},
+ {0x12143, 0x5a1},
+ {0x13043, 0x5a1},
+ {0x13143, 0x5a1},
+ {0x1200b2, 0xdc},
+ {0x110043, 0x5a1},
+ {0x110143, 0x5a1},
+ {0x111043, 0x5a1},
+ {0x111143, 0x5a1},
+ {0x112043, 0x5a1},
+ {0x112143, 0x5a1},
+ {0x113043, 0x5a1},
+ {0x113143, 0x5a1},
+ {0x2200b2, 0xdc},
+ {0x210043, 0x5a1},
+ {0x210143, 0x5a1},
+ {0x211043, 0x5a1},
+ {0x211143, 0x5a1},
+ {0x212043, 0x5a1},
+ {0x212143, 0x5a1},
+ {0x213043, 0x5a1},
+ {0x213143, 0x5a1},
+ {0x200fa, 0x1},
+ {0x1200fa, 0x1},
+ {0x2200fa, 0x1},
+ {0x20019, 0x1},
+ {0x120019, 0x1},
+ {0x220019, 0x1},
+ {0x200f0, 0x660},
+ {0x200f1, 0x0},
+ {0x200f2, 0x4444},
+ {0x200f3, 0x8888},
+ {0x200f4, 0x5665},
+ {0x200f5, 0x0},
+ {0x200f6, 0x0},
+ {0x200f7, 0xf000},
+ {0x20025, 0x0},
+ {0x2002d, 0x0},
+ {0x12002d, 0x0},
+ {0x22002d, 0x0},
+ {0x200c7, 0x21},
+ {0x1200c7, 0x21},
+ {0x2200c7, 0x21},
+ {0x200ca, 0x24},
+ {0x1200ca, 0x24},
+ {0x2200ca, 0x24},
+};
+
+/* ddr phy trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+ {0x200b2, 0x0},
+ {0x1200b2, 0x0},
+ {0x2200b2, 0x0},
+ {0x200cb, 0x0},
+ {0x10043, 0x0},
+ {0x110043, 0x0},
+ {0x210043, 0x0},
+ {0x10143, 0x0},
+ {0x110143, 0x0},
+ {0x210143, 0x0},
+ {0x11043, 0x0},
+ {0x111043, 0x0},
+ {0x211043, 0x0},
+ {0x11143, 0x0},
+ {0x111143, 0x0},
+ {0x211143, 0x0},
+ {0x12043, 0x0},
+ {0x112043, 0x0},
+ {0x212043, 0x0},
+ {0x12143, 0x0},
+ {0x112143, 0x0},
+ {0x212143, 0x0},
+ {0x13043, 0x0},
+ {0x113043, 0x0},
+ {0x213043, 0x0},
+ {0x13143, 0x0},
+ {0x113143, 0x0},
+ {0x213143, 0x0},
+ {0x80, 0x0},
+ {0x100080, 0x0},
+ {0x200080, 0x0},
+ {0x1080, 0x0},
+ {0x101080, 0x0},
+ {0x201080, 0x0},
+ {0x2080, 0x0},
+ {0x102080, 0x0},
+ {0x202080, 0x0},
+ {0x3080, 0x0},
+ {0x103080, 0x0},
+ {0x203080, 0x0},
+ {0x4080, 0x0},
+ {0x104080, 0x0},
+ {0x204080, 0x0},
+ {0x5080, 0x0},
+ {0x105080, 0x0},
+ {0x205080, 0x0},
+ {0x6080, 0x0},
+ {0x106080, 0x0},
+ {0x206080, 0x0},
+ {0x7080, 0x0},
+ {0x107080, 0x0},
+ {0x207080, 0x0},
+ {0x8080, 0x0},
+ {0x108080, 0x0},
+ {0x208080, 0x0},
+ {0x9080, 0x0},
+ {0x109080, 0x0},
+ {0x209080, 0x0},
+ {0x10080, 0x0},
+ {0x110080, 0x0},
+ {0x210080, 0x0},
+ {0x10180, 0x0},
+ {0x110180, 0x0},
+ {0x210180, 0x0},
+ {0x11080, 0x0},
+ {0x111080, 0x0},
+ {0x211080, 0x0},
+ {0x11180, 0x0},
+ {0x111180, 0x0},
+ {0x211180, 0x0},
+ {0x12080, 0x0},
+ {0x112080, 0x0},
+ {0x212080, 0x0},
+ {0x12180, 0x0},
+ {0x112180, 0x0},
+ {0x212180, 0x0},
+ {0x13080, 0x0},
+ {0x113080, 0x0},
+ {0x213080, 0x0},
+ {0x13180, 0x0},
+ {0x113180, 0x0},
+ {0x213180, 0x0},
+ {0x10081, 0x0},
+ {0x110081, 0x0},
+ {0x210081, 0x0},
+ {0x10181, 0x0},
+ {0x110181, 0x0},
+ {0x210181, 0x0},
+ {0x11081, 0x0},
+ {0x111081, 0x0},
+ {0x211081, 0x0},
+ {0x11181, 0x0},
+ {0x111181, 0x0},
+ {0x211181, 0x0},
+ {0x12081, 0x0},
+ {0x112081, 0x0},
+ {0x212081, 0x0},
+ {0x12181, 0x0},
+ {0x112181, 0x0},
+ {0x212181, 0x0},
+ {0x13081, 0x0},
+ {0x113081, 0x0},
+ {0x213081, 0x0},
+ {0x13181, 0x0},
+ {0x113181, 0x0},
+ {0x213181, 0x0},
+ {0x100d0, 0x0},
+ {0x1100d0, 0x0},
+ {0x2100d0, 0x0},
+ {0x101d0, 0x0},
+ {0x1101d0, 0x0},
+ {0x2101d0, 0x0},
+ {0x110d0, 0x0},
+ {0x1110d0, 0x0},
+ {0x2110d0, 0x0},
+ {0x111d0, 0x0},
+ {0x1111d0, 0x0},
+ {0x2111d0, 0x0},
+ {0x120d0, 0x0},
+ {0x1120d0, 0x0},
+ {0x2120d0, 0x0},
+ {0x121d0, 0x0},
+ {0x1121d0, 0x0},
+ {0x2121d0, 0x0},
+ {0x130d0, 0x0},
+ {0x1130d0, 0x0},
+ {0x2130d0, 0x0},
+ {0x131d0, 0x0},
+ {0x1131d0, 0x0},
+ {0x2131d0, 0x0},
+ {0x100d1, 0x0},
+ {0x1100d1, 0x0},
+ {0x2100d1, 0x0},
+ {0x101d1, 0x0},
+ {0x1101d1, 0x0},
+ {0x2101d1, 0x0},
+ {0x110d1, 0x0},
+ {0x1110d1, 0x0},
+ {0x2110d1, 0x0},
+ {0x111d1, 0x0},
+ {0x1111d1, 0x0},
+ {0x2111d1, 0x0},
+ {0x120d1, 0x0},
+ {0x1120d1, 0x0},
+ {0x2120d1, 0x0},
+ {0x121d1, 0x0},
+ {0x1121d1, 0x0},
+ {0x2121d1, 0x0},
+ {0x130d1, 0x0},
+ {0x1130d1, 0x0},
+ {0x2130d1, 0x0},
+ {0x131d1, 0x0},
+ {0x1131d1, 0x0},
+ {0x2131d1, 0x0},
+ {0x10068, 0x0},
+ {0x10168, 0x0},
+ {0x10268, 0x0},
+ {0x10368, 0x0},
+ {0x10468, 0x0},
+ {0x10568, 0x0},
+ {0x10668, 0x0},
+ {0x10768, 0x0},
+ {0x10868, 0x0},
+ {0x11068, 0x0},
+ {0x11168, 0x0},
+ {0x11268, 0x0},
+ {0x11368, 0x0},
+ {0x11468, 0x0},
+ {0x11568, 0x0},
+ {0x11668, 0x0},
+ {0x11768, 0x0},
+ {0x11868, 0x0},
+ {0x12068, 0x0},
+ {0x12168, 0x0},
+ {0x12268, 0x0},
+ {0x12368, 0x0},
+ {0x12468, 0x0},
+ {0x12568, 0x0},
+ {0x12668, 0x0},
+ {0x12768, 0x0},
+ {0x12868, 0x0},
+ {0x13068, 0x0},
+ {0x13168, 0x0},
+ {0x13268, 0x0},
+ {0x13368, 0x0},
+ {0x13468, 0x0},
+ {0x13568, 0x0},
+ {0x13668, 0x0},
+ {0x13768, 0x0},
+ {0x13868, 0x0},
+ {0x10069, 0x0},
+ {0x10169, 0x0},
+ {0x10269, 0x0},
+ {0x10369, 0x0},
+ {0x10469, 0x0},
+ {0x10569, 0x0},
+ {0x10669, 0x0},
+ {0x10769, 0x0},
+ {0x10869, 0x0},
+ {0x11069, 0x0},
+ {0x11169, 0x0},
+ {0x11269, 0x0},
+ {0x11369, 0x0},
+ {0x11469, 0x0},
+ {0x11569, 0x0},
+ {0x11669, 0x0},
+ {0x11769, 0x0},
+ {0x11869, 0x0},
+ {0x12069, 0x0},
+ {0x12169, 0x0},
+ {0x12269, 0x0},
+ {0x12369, 0x0},
+ {0x12469, 0x0},
+ {0x12569, 0x0},
+ {0x12669, 0x0},
+ {0x12769, 0x0},
+ {0x12869, 0x0},
+ {0x13069, 0x0},
+ {0x13169, 0x0},
+ {0x13269, 0x0},
+ {0x13369, 0x0},
+ {0x13469, 0x0},
+ {0x13569, 0x0},
+ {0x13669, 0x0},
+ {0x13769, 0x0},
+ {0x13869, 0x0},
+ {0x1008c, 0x0},
+ {0x11008c, 0x0},
+ {0x21008c, 0x0},
+ {0x1018c, 0x0},
+ {0x11018c, 0x0},
+ {0x21018c, 0x0},
+ {0x1108c, 0x0},
+ {0x11108c, 0x0},
+ {0x21108c, 0x0},
+ {0x1118c, 0x0},
+ {0x11118c, 0x0},
+ {0x21118c, 0x0},
+ {0x1208c, 0x0},
+ {0x11208c, 0x0},
+ {0x21208c, 0x0},
+ {0x1218c, 0x0},
+ {0x11218c, 0x0},
+ {0x21218c, 0x0},
+ {0x1308c, 0x0},
+ {0x11308c, 0x0},
+ {0x21308c, 0x0},
+ {0x1318c, 0x0},
+ {0x11318c, 0x0},
+ {0x21318c, 0x0},
+ {0x1008d, 0x0},
+ {0x11008d, 0x0},
+ {0x21008d, 0x0},
+ {0x1018d, 0x0},
+ {0x11018d, 0x0},
+ {0x21018d, 0x0},
+ {0x1108d, 0x0},
+ {0x11108d, 0x0},
+ {0x21108d, 0x0},
+ {0x1118d, 0x0},
+ {0x11118d, 0x0},
+ {0x21118d, 0x0},
+ {0x1208d, 0x0},
+ {0x11208d, 0x0},
+ {0x21208d, 0x0},
+ {0x1218d, 0x0},
+ {0x11218d, 0x0},
+ {0x21218d, 0x0},
+ {0x1308d, 0x0},
+ {0x11308d, 0x0},
+ {0x21308d, 0x0},
+ {0x1318d, 0x0},
+ {0x11318d, 0x0},
+ {0x21318d, 0x0},
+ {0x100c0, 0x0},
+ {0x1100c0, 0x0},
+ {0x2100c0, 0x0},
+ {0x101c0, 0x0},
+ {0x1101c0, 0x0},
+ {0x2101c0, 0x0},
+ {0x102c0, 0x0},
+ {0x1102c0, 0x0},
+ {0x2102c0, 0x0},
+ {0x103c0, 0x0},
+ {0x1103c0, 0x0},
+ {0x2103c0, 0x0},
+ {0x104c0, 0x0},
+ {0x1104c0, 0x0},
+ {0x2104c0, 0x0},
+ {0x105c0, 0x0},
+ {0x1105c0, 0x0},
+ {0x2105c0, 0x0},
+ {0x106c0, 0x0},
+ {0x1106c0, 0x0},
+ {0x2106c0, 0x0},
+ {0x107c0, 0x0},
+ {0x1107c0, 0x0},
+ {0x2107c0, 0x0},
+ {0x108c0, 0x0},
+ {0x1108c0, 0x0},
+ {0x2108c0, 0x0},
+ {0x110c0, 0x0},
+ {0x1110c0, 0x0},
+ {0x2110c0, 0x0},
+ {0x111c0, 0x0},
+ {0x1111c0, 0x0},
+ {0x2111c0, 0x0},
+ {0x112c0, 0x0},
+ {0x1112c0, 0x0},
+ {0x2112c0, 0x0},
+ {0x113c0, 0x0},
+ {0x1113c0, 0x0},
+ {0x2113c0, 0x0},
+ {0x114c0, 0x0},
+ {0x1114c0, 0x0},
+ {0x2114c0, 0x0},
+ {0x115c0, 0x0},
+ {0x1115c0, 0x0},
+ {0x2115c0, 0x0},
+ {0x116c0, 0x0},
+ {0x1116c0, 0x0},
+ {0x2116c0, 0x0},
+ {0x117c0, 0x0},
+ {0x1117c0, 0x0},
+ {0x2117c0, 0x0},
+ {0x118c0, 0x0},
+ {0x1118c0, 0x0},
+ {0x2118c0, 0x0},
+ {0x120c0, 0x0},
+ {0x1120c0, 0x0},
+ {0x2120c0, 0x0},
+ {0x121c0, 0x0},
+ {0x1121c0, 0x0},
+ {0x2121c0, 0x0},
+ {0x122c0, 0x0},
+ {0x1122c0, 0x0},
+ {0x2122c0, 0x0},
+ {0x123c0, 0x0},
+ {0x1123c0, 0x0},
+ {0x2123c0, 0x0},
+ {0x124c0, 0x0},
+ {0x1124c0, 0x0},
+ {0x2124c0, 0x0},
+ {0x125c0, 0x0},
+ {0x1125c0, 0x0},
+ {0x2125c0, 0x0},
+ {0x126c0, 0x0},
+ {0x1126c0, 0x0},
+ {0x2126c0, 0x0},
+ {0x127c0, 0x0},
+ {0x1127c0, 0x0},
+ {0x2127c0, 0x0},
+ {0x128c0, 0x0},
+ {0x1128c0, 0x0},
+ {0x2128c0, 0x0},
+ {0x130c0, 0x0},
+ {0x1130c0, 0x0},
+ {0x2130c0, 0x0},
+ {0x131c0, 0x0},
+ {0x1131c0, 0x0},
+ {0x2131c0, 0x0},
+ {0x132c0, 0x0},
+ {0x1132c0, 0x0},
+ {0x2132c0, 0x0},
+ {0x133c0, 0x0},
+ {0x1133c0, 0x0},
+ {0x2133c0, 0x0},
+ {0x134c0, 0x0},
+ {0x1134c0, 0x0},
+ {0x2134c0, 0x0},
+ {0x135c0, 0x0},
+ {0x1135c0, 0x0},
+ {0x2135c0, 0x0},
+ {0x136c0, 0x0},
+ {0x1136c0, 0x0},
+ {0x2136c0, 0x0},
+ {0x137c0, 0x0},
+ {0x1137c0, 0x0},
+ {0x2137c0, 0x0},
+ {0x138c0, 0x0},
+ {0x1138c0, 0x0},
+ {0x2138c0, 0x0},
+ {0x100c1, 0x0},
+ {0x1100c1, 0x0},
+ {0x2100c1, 0x0},
+ {0x101c1, 0x0},
+ {0x1101c1, 0x0},
+ {0x2101c1, 0x0},
+ {0x102c1, 0x0},
+ {0x1102c1, 0x0},
+ {0x2102c1, 0x0},
+ {0x103c1, 0x0},
+ {0x1103c1, 0x0},
+ {0x2103c1, 0x0},
+ {0x104c1, 0x0},
+ {0x1104c1, 0x0},
+ {0x2104c1, 0x0},
+ {0x105c1, 0x0},
+ {0x1105c1, 0x0},
+ {0x2105c1, 0x0},
+ {0x106c1, 0x0},
+ {0x1106c1, 0x0},
+ {0x2106c1, 0x0},
+ {0x107c1, 0x0},
+ {0x1107c1, 0x0},
+ {0x2107c1, 0x0},
+ {0x108c1, 0x0},
+ {0x1108c1, 0x0},
+ {0x2108c1, 0x0},
+ {0x110c1, 0x0},
+ {0x1110c1, 0x0},
+ {0x2110c1, 0x0},
+ {0x111c1, 0x0},
+ {0x1111c1, 0x0},
+ {0x2111c1, 0x0},
+ {0x112c1, 0x0},
+ {0x1112c1, 0x0},
+ {0x2112c1, 0x0},
+ {0x113c1, 0x0},
+ {0x1113c1, 0x0},
+ {0x2113c1, 0x0},
+ {0x114c1, 0x0},
+ {0x1114c1, 0x0},
+ {0x2114c1, 0x0},
+ {0x115c1, 0x0},
+ {0x1115c1, 0x0},
+ {0x2115c1, 0x0},
+ {0x116c1, 0x0},
+ {0x1116c1, 0x0},
+ {0x2116c1, 0x0},
+ {0x117c1, 0x0},
+ {0x1117c1, 0x0},
+ {0x2117c1, 0x0},
+ {0x118c1, 0x0},
+ {0x1118c1, 0x0},
+ {0x2118c1, 0x0},
+ {0x120c1, 0x0},
+ {0x1120c1, 0x0},
+ {0x2120c1, 0x0},
+ {0x121c1, 0x0},
+ {0x1121c1, 0x0},
+ {0x2121c1, 0x0},
+ {0x122c1, 0x0},
+ {0x1122c1, 0x0},
+ {0x2122c1, 0x0},
+ {0x123c1, 0x0},
+ {0x1123c1, 0x0},
+ {0x2123c1, 0x0},
+ {0x124c1, 0x0},
+ {0x1124c1, 0x0},
+ {0x2124c1, 0x0},
+ {0x125c1, 0x0},
+ {0x1125c1, 0x0},
+ {0x2125c1, 0x0},
+ {0x126c1, 0x0},
+ {0x1126c1, 0x0},
+ {0x2126c1, 0x0},
+ {0x127c1, 0x0},
+ {0x1127c1, 0x0},
+ {0x2127c1, 0x0},
+ {0x128c1, 0x0},
+ {0x1128c1, 0x0},
+ {0x2128c1, 0x0},
+ {0x130c1, 0x0},
+ {0x1130c1, 0x0},
+ {0x2130c1, 0x0},
+ {0x131c1, 0x0},
+ {0x1131c1, 0x0},
+ {0x2131c1, 0x0},
+ {0x132c1, 0x0},
+ {0x1132c1, 0x0},
+ {0x2132c1, 0x0},
+ {0x133c1, 0x0},
+ {0x1133c1, 0x0},
+ {0x2133c1, 0x0},
+ {0x134c1, 0x0},
+ {0x1134c1, 0x0},
+ {0x2134c1, 0x0},
+ {0x135c1, 0x0},
+ {0x1135c1, 0x0},
+ {0x2135c1, 0x0},
+ {0x136c1, 0x0},
+ {0x1136c1, 0x0},
+ {0x2136c1, 0x0},
+ {0x137c1, 0x0},
+ {0x1137c1, 0x0},
+ {0x2137c1, 0x0},
+ {0x138c1, 0x0},
+ {0x1138c1, 0x0},
+ {0x2138c1, 0x0},
+ {0x10020, 0x0},
+ {0x110020, 0x0},
+ {0x210020, 0x0},
+ {0x11020, 0x0},
+ {0x111020, 0x0},
+ {0x211020, 0x0},
+ {0x12020, 0x0},
+ {0x112020, 0x0},
+ {0x212020, 0x0},
+ {0x13020, 0x0},
+ {0x113020, 0x0},
+ {0x213020, 0x0},
+ {0x20072, 0x0},
+ {0x20073, 0x0},
+ {0x20074, 0x0},
+ {0x100aa, 0x0},
+ {0x110aa, 0x0},
+ {0x120aa, 0x0},
+ {0x130aa, 0x0},
+ {0x20010, 0x0},
+ {0x120010, 0x0},
+ {0x220010, 0x0},
+ {0x20011, 0x0},
+ {0x120011, 0x0},
+ {0x220011, 0x0},
+ {0x100ae, 0x0},
+ {0x1100ae, 0x0},
+ {0x2100ae, 0x0},
+ {0x100af, 0x0},
+ {0x1100af, 0x0},
+ {0x2100af, 0x0},
+ {0x110ae, 0x0},
+ {0x1110ae, 0x0},
+ {0x2110ae, 0x0},
+ {0x110af, 0x0},
+ {0x1110af, 0x0},
+ {0x2110af, 0x0},
+ {0x120ae, 0x0},
+ {0x1120ae, 0x0},
+ {0x2120ae, 0x0},
+ {0x120af, 0x0},
+ {0x1120af, 0x0},
+ {0x2120af, 0x0},
+ {0x130ae, 0x0},
+ {0x1130ae, 0x0},
+ {0x2130ae, 0x0},
+ {0x130af, 0x0},
+ {0x1130af, 0x0},
+ {0x2130af, 0x0},
+ {0x20020, 0x0},
+ {0x120020, 0x0},
+ {0x220020, 0x0},
+ {0x100a0, 0x0},
+ {0x100a1, 0x0},
+ {0x100a2, 0x0},
+ {0x100a3, 0x0},
+ {0x100a4, 0x0},
+ {0x100a5, 0x0},
+ {0x100a6, 0x0},
+ {0x100a7, 0x0},
+ {0x110a0, 0x0},
+ {0x110a1, 0x0},
+ {0x110a2, 0x0},
+ {0x110a3, 0x0},
+ {0x110a4, 0x0},
+ {0x110a5, 0x0},
+ {0x110a6, 0x0},
+ {0x110a7, 0x0},
+ {0x120a0, 0x0},
+ {0x120a1, 0x0},
+ {0x120a2, 0x0},
+ {0x120a3, 0x0},
+ {0x120a4, 0x0},
+ {0x120a5, 0x0},
+ {0x120a6, 0x0},
+ {0x120a7, 0x0},
+ {0x130a0, 0x0},
+ {0x130a1, 0x0},
+ {0x130a2, 0x0},
+ {0x130a3, 0x0},
+ {0x130a4, 0x0},
+ {0x130a5, 0x0},
+ {0x130a6, 0x0},
+ {0x130a7, 0x0},
+ {0x2007c, 0x0},
+ {0x12007c, 0x0},
+ {0x22007c, 0x0},
+ {0x2007d, 0x0},
+ {0x12007d, 0x0},
+ {0x22007d, 0x0},
+ {0x400fd, 0x0},
+ {0x400c0, 0x0},
+ {0x90201, 0x0},
+ {0x190201, 0x0},
+ {0x290201, 0x0},
+ {0x90202, 0x0},
+ {0x190202, 0x0},
+ {0x290202, 0x0},
+ {0x90203, 0x0},
+ {0x190203, 0x0},
+ {0x290203, 0x0},
+ {0x90204, 0x0},
+ {0x190204, 0x0},
+ {0x290204, 0x0},
+ {0x90205, 0x0},
+ {0x190205, 0x0},
+ {0x290205, 0x0},
+ {0x90206, 0x0},
+ {0x190206, 0x0},
+ {0x290206, 0x0},
+ {0x90207, 0x0},
+ {0x190207, 0x0},
+ {0x290207, 0x0},
+ {0x90208, 0x0},
+ {0x190208, 0x0},
+ {0x290208, 0x0},
+ {0x10062, 0x0},
+ {0x10162, 0x0},
+ {0x10262, 0x0},
+ {0x10362, 0x0},
+ {0x10462, 0x0},
+ {0x10562, 0x0},
+ {0x10662, 0x0},
+ {0x10762, 0x0},
+ {0x10862, 0x0},
+ {0x11062, 0x0},
+ {0x11162, 0x0},
+ {0x11262, 0x0},
+ {0x11362, 0x0},
+ {0x11462, 0x0},
+ {0x11562, 0x0},
+ {0x11662, 0x0},
+ {0x11762, 0x0},
+ {0x11862, 0x0},
+ {0x12062, 0x0},
+ {0x12162, 0x0},
+ {0x12262, 0x0},
+ {0x12362, 0x0},
+ {0x12462, 0x0},
+ {0x12562, 0x0},
+ {0x12662, 0x0},
+ {0x12762, 0x0},
+ {0x12862, 0x0},
+ {0x13062, 0x0},
+ {0x13162, 0x0},
+ {0x13262, 0x0},
+ {0x13362, 0x0},
+ {0x13462, 0x0},
+ {0x13562, 0x0},
+ {0x13662, 0x0},
+ {0x13762, 0x0},
+ {0x13862, 0x0},
+ {0x20077, 0x0},
+ {0x10001, 0x0},
+ {0x11001, 0x0},
+ {0x12001, 0x0},
+ {0x13001, 0x0},
+ {0x10040, 0x0},
+ {0x10140, 0x0},
+ {0x10240, 0x0},
+ {0x10340, 0x0},
+ {0x10440, 0x0},
+ {0x10540, 0x0},
+ {0x10640, 0x0},
+ {0x10740, 0x0},
+ {0x10840, 0x0},
+ {0x10030, 0x0},
+ {0x10130, 0x0},
+ {0x10230, 0x0},
+ {0x10330, 0x0},
+ {0x10430, 0x0},
+ {0x10530, 0x0},
+ {0x10630, 0x0},
+ {0x10730, 0x0},
+ {0x10830, 0x0},
+ {0x11040, 0x0},
+ {0x11140, 0x0},
+ {0x11240, 0x0},
+ {0x11340, 0x0},
+ {0x11440, 0x0},
+ {0x11540, 0x0},
+ {0x11640, 0x0},
+ {0x11740, 0x0},
+ {0x11840, 0x0},
+ {0x11030, 0x0},
+ {0x11130, 0x0},
+ {0x11230, 0x0},
+ {0x11330, 0x0},
+ {0x11430, 0x0},
+ {0x11530, 0x0},
+ {0x11630, 0x0},
+ {0x11730, 0x0},
+ {0x11830, 0x0},
+ {0x12040, 0x0},
+ {0x12140, 0x0},
+ {0x12240, 0x0},
+ {0x12340, 0x0},
+ {0x12440, 0x0},
+ {0x12540, 0x0},
+ {0x12640, 0x0},
+ {0x12740, 0x0},
+ {0x12840, 0x0},
+ {0x12030, 0x0},
+ {0x12130, 0x0},
+ {0x12230, 0x0},
+ {0x12330, 0x0},
+ {0x12430, 0x0},
+ {0x12530, 0x0},
+ {0x12630, 0x0},
+ {0x12730, 0x0},
+ {0x12830, 0x0},
+ {0x13040, 0x0},
+ {0x13140, 0x0},
+ {0x13240, 0x0},
+ {0x13340, 0x0},
+ {0x13440, 0x0},
+ {0x13540, 0x0},
+ {0x13640, 0x0},
+ {0x13740, 0x0},
+ {0x13840, 0x0},
+ {0x13030, 0x0},
+ {0x13130, 0x0},
+ {0x13230, 0x0},
+ {0x13330, 0x0},
+ {0x13430, 0x0},
+ {0x13530, 0x0},
+ {0x13630, 0x0},
+ {0x13730, 0x0},
+ {0x13830, 0x0},
+};
+/* P0 message block paremeter for training firmware */
+struct dram_cfg_param ddr_fsp0_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x131f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x54012, 0x110},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+
+/* P1 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x101},
+ {0x54003, 0x190},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x54012, 0x110},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+
+/* P2 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x102},
+ {0x54003, 0x64},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x54012, 0x110},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+
+/* P0 2D message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x61},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400f, 0x100},
+ {0x54010, 0x1f7f},
+ {0x54012, 0x110},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+ {0xd0000, 0x0},
+ {0x90000, 0x10},
+ {0x90001, 0x400},
+ {0x90002, 0x10e},
+ {0x90003, 0x0},
+ {0x90004, 0x0},
+ {0x90005, 0x8},
+ {0x90029, 0xb},
+ {0x9002a, 0x480},
+ {0x9002b, 0x109},
+ {0x9002c, 0x8},
+ {0x9002d, 0x448},
+ {0x9002e, 0x139},
+ {0x9002f, 0x8},
+ {0x90030, 0x478},
+ {0x90031, 0x109},
+ {0x90032, 0x0},
+ {0x90033, 0xe8},
+ {0x90034, 0x109},
+ {0x90035, 0x2},
+ {0x90036, 0x10},
+ {0x90037, 0x139},
+ {0x90038, 0xf},
+ {0x90039, 0x7c0},
+ {0x9003a, 0x139},
+ {0x9003b, 0x44},
+ {0x9003c, 0x630},
+ {0x9003d, 0x159},
+ {0x9003e, 0x14f},
+ {0x9003f, 0x630},
+ {0x90040, 0x159},
+ {0x90041, 0x47},
+ {0x90042, 0x630},
+ {0x90043, 0x149},
+ {0x90044, 0x4f},
+ {0x90045, 0x630},
+ {0x90046, 0x179},
+ {0x90047, 0x8},
+ {0x90048, 0xe0},
+ {0x90049, 0x109},
+ {0x9004a, 0x0},
+ {0x9004b, 0x7c8},
+ {0x9004c, 0x109},
+ {0x9004d, 0x0},
+ {0x9004e, 0x1},
+ {0x9004f, 0x8},
+ {0x90050, 0x0},
+ {0x90051, 0x45a},
+ {0x90052, 0x9},
+ {0x90053, 0x0},
+ {0x90054, 0x448},
+ {0x90055, 0x109},
+ {0x90056, 0x40},
+ {0x90057, 0x630},
+ {0x90058, 0x179},
+ {0x90059, 0x1},
+ {0x9005a, 0x618},
+ {0x9005b, 0x109},
+ {0x9005c, 0x40c0},
+ {0x9005d, 0x630},
+ {0x9005e, 0x149},
+ {0x9005f, 0x8},
+ {0x90060, 0x4},
+ {0x90061, 0x48},
+ {0x90062, 0x4040},
+ {0x90063, 0x630},
+ {0x90064, 0x149},
+ {0x90065, 0x0},
+ {0x90066, 0x4},
+ {0x90067, 0x48},
+ {0x90068, 0x40},
+ {0x90069, 0x630},
+ {0x9006a, 0x149},
+ {0x9006b, 0x10},
+ {0x9006c, 0x4},
+ {0x9006d, 0x18},
+ {0x9006e, 0x0},
+ {0x9006f, 0x4},
+ {0x90070, 0x78},
+ {0x90071, 0x549},
+ {0x90072, 0x630},
+ {0x90073, 0x159},
+ {0x90074, 0xd49},
+ {0x90075, 0x630},
+ {0x90076, 0x159},
+ {0x90077, 0x94a},
+ {0x90078, 0x630},
+ {0x90079, 0x159},
+ {0x9007a, 0x441},
+ {0x9007b, 0x630},
+ {0x9007c, 0x149},
+ {0x9007d, 0x42},
+ {0x9007e, 0x630},
+ {0x9007f, 0x149},
+ {0x90080, 0x1},
+ {0x90081, 0x630},
+ {0x90082, 0x149},
+ {0x90083, 0x0},
+ {0x90084, 0xe0},
+ {0x90085, 0x109},
+ {0x90086, 0xa},
+ {0x90087, 0x10},
+ {0x90088, 0x109},
+ {0x90089, 0x9},
+ {0x9008a, 0x3c0},
+ {0x9008b, 0x149},
+ {0x9008c, 0x9},
+ {0x9008d, 0x3c0},
+ {0x9008e, 0x159},
+ {0x9008f, 0x18},
+ {0x90090, 0x10},
+ {0x90091, 0x109},
+ {0x90092, 0x0},
+ {0x90093, 0x3c0},
+ {0x90094, 0x109},
+ {0x90095, 0x18},
+ {0x90096, 0x4},
+ {0x90097, 0x48},
+ {0x90098, 0x18},
+ {0x90099, 0x4},
+ {0x9009a, 0x58},
+ {0x9009b, 0xa},
+ {0x9009c, 0x10},
+ {0x9009d, 0x109},
+ {0x9009e, 0x2},
+ {0x9009f, 0x10},
+ {0x900a0, 0x109},
+ {0x900a1, 0x5},
+ {0x900a2, 0x7c0},
+ {0x900a3, 0x109},
+ {0x900a4, 0x10},
+ {0x900a5, 0x10},
+ {0x900a6, 0x109},
+ {0x40000, 0x811},
+ {0x40020, 0x880},
+ {0x40040, 0x0},
+ {0x40060, 0x0},
+ {0x40001, 0x4008},
+ {0x40021, 0x83},
+ {0x40041, 0x4f},
+ {0x40061, 0x0},
+ {0x40002, 0x4040},
+ {0x40022, 0x83},
+ {0x40042, 0x51},
+ {0x40062, 0x0},
+ {0x40003, 0x811},
+ {0x40023, 0x880},
+ {0x40043, 0x0},
+ {0x40063, 0x0},
+ {0x40004, 0x720},
+ {0x40024, 0xf},
+ {0x40044, 0x1740},
+ {0x40064, 0x0},
+ {0x40005, 0x16},
+ {0x40025, 0x83},
+ {0x40045, 0x4b},
+ {0x40065, 0x0},
+ {0x40006, 0x716},
+ {0x40026, 0xf},
+ {0x40046, 0x2001},
+ {0x40066, 0x0},
+ {0x40007, 0x716},
+ {0x40027, 0xf},
+ {0x40047, 0x2800},
+ {0x40067, 0x0},
+ {0x40008, 0x716},
+ {0x40028, 0xf},
+ {0x40048, 0xf00},
+ {0x40068, 0x0},
+ {0x40009, 0x720},
+ {0x40029, 0xf},
+ {0x40049, 0x1400},
+ {0x40069, 0x0},
+ {0x4000a, 0xe08},
+ {0x4002a, 0xc15},
+ {0x4004a, 0x0},
+ {0x4006a, 0x0},
+ {0x4000b, 0x623},
+ {0x4002b, 0x15},
+ {0x4004b, 0x0},
+ {0x4006b, 0x0},
+ {0x4000c, 0x4028},
+ {0x4002c, 0x80},
+ {0x4004c, 0x0},
+ {0x4006c, 0x0},
+ {0x4000d, 0xe08},
+ {0x4002d, 0xc1a},
+ {0x4004d, 0x0},
+ {0x4006d, 0x0},
+ {0x4000e, 0x623},
+ {0x4002e, 0x1a},
+ {0x4004e, 0x0},
+ {0x4006e, 0x0},
+ {0x4000f, 0x4040},
+ {0x4002f, 0x80},
+ {0x4004f, 0x0},
+ {0x4006f, 0x0},
+ {0x40010, 0x2604},
+ {0x40030, 0x15},
+ {0x40050, 0x0},
+ {0x40070, 0x0},
+ {0x40011, 0x708},
+ {0x40031, 0x5},
+ {0x40051, 0x0},
+ {0x40071, 0x2002},
+ {0x40012, 0x8},
+ {0x40032, 0x80},
+ {0x40052, 0x0},
+ {0x40072, 0x0},
+ {0x40013, 0x2604},
+ {0x40033, 0x1a},
+ {0x40053, 0x0},
+ {0x40073, 0x0},
+ {0x40014, 0x708},
+ {0x40034, 0xa},
+ {0x40054, 0x0},
+ {0x40074, 0x2002},
+ {0x40015, 0x4040},
+ {0x40035, 0x80},
+ {0x40055, 0x0},
+ {0x40075, 0x0},
+ {0x40016, 0x60a},
+ {0x40036, 0x15},
+ {0x40056, 0x1200},
+ {0x40076, 0x0},
+ {0x40017, 0x61a},
+ {0x40037, 0x15},
+ {0x40057, 0x1300},
+ {0x40077, 0x0},
+ {0x40018, 0x60a},
+ {0x40038, 0x1a},
+ {0x40058, 0x1200},
+ {0x40078, 0x0},
+ {0x40019, 0x642},
+ {0x40039, 0x1a},
+ {0x40059, 0x1300},
+ {0x40079, 0x0},
+ {0x4001a, 0x4808},
+ {0x4003a, 0x880},
+ {0x4005a, 0x0},
+ {0x4007a, 0x0},
+ {0x900a7, 0x0},
+ {0x900a8, 0x790},
+ {0x900a9, 0x11a},
+ {0x900aa, 0x8},
+ {0x900ab, 0x7aa},
+ {0x900ac, 0x2a},
+ {0x900ad, 0x10},
+ {0x900ae, 0x7b2},
+ {0x900af, 0x2a},
+ {0x900b0, 0x0},
+ {0x900b1, 0x7c8},
+ {0x900b2, 0x109},
+ {0x900b3, 0x10},
+ {0x900b4, 0x2a8},
+ {0x900b5, 0x129},
+ {0x900b6, 0x8},
+ {0x900b7, 0x370},
+ {0x900b8, 0x129},
+ {0x900b9, 0xa},
+ {0x900ba, 0x3c8},
+ {0x900bb, 0x1a9},
+ {0x900bc, 0xc},
+ {0x900bd, 0x408},
+ {0x900be, 0x199},
+ {0x900bf, 0x14},
+ {0x900c0, 0x790},
+ {0x900c1, 0x11a},
+ {0x900c2, 0x8},
+ {0x900c3, 0x4},
+ {0x900c4, 0x18},
+ {0x900c5, 0xe},
+ {0x900c6, 0x408},
+ {0x900c7, 0x199},
+ {0x900c8, 0x8},
+ {0x900c9, 0x8568},
+ {0x900ca, 0x108},
+ {0x900cb, 0x18},
+ {0x900cc, 0x790},
+ {0x900cd, 0x16a},
+ {0x900ce, 0x8},
+ {0x900cf, 0x1d8},
+ {0x900d0, 0x169},
+ {0x900d1, 0x10},
+ {0x900d2, 0x8558},
+ {0x900d3, 0x168},
+ {0x900d4, 0x70},
+ {0x900d5, 0x788},
+ {0x900d6, 0x16a},
+ {0x900d7, 0x1ff8},
+ {0x900d8, 0x85a8},
+ {0x900d9, 0x1e8},
+ {0x900da, 0x50},
+ {0x900db, 0x798},
+ {0x900dc, 0x16a},
+ {0x900dd, 0x60},
+ {0x900de, 0x7a0},
+ {0x900df, 0x16a},
+ {0x900e0, 0x8},
+ {0x900e1, 0x8310},
+ {0x900e2, 0x168},
+ {0x900e3, 0x8},
+ {0x900e4, 0xa310},
+ {0x900e5, 0x168},
+ {0x900e6, 0xa},
+ {0x900e7, 0x408},
+ {0x900e8, 0x169},
+ {0x900e9, 0x6e},
+ {0x900ea, 0x0},
+ {0x900eb, 0x68},
+ {0x900ec, 0x0},
+ {0x900ed, 0x408},
+ {0x900ee, 0x169},
+ {0x900ef, 0x0},
+ {0x900f0, 0x8310},
+ {0x900f1, 0x168},
+ {0x900f2, 0x0},
+ {0x900f3, 0xa310},
+ {0x900f4, 0x168},
+ {0x900f5, 0x1ff8},
+ {0x900f6, 0x85a8},
+ {0x900f7, 0x1e8},
+ {0x900f8, 0x68},
+ {0x900f9, 0x798},
+ {0x900fa, 0x16a},
+ {0x900fb, 0x78},
+ {0x900fc, 0x7a0},
+ {0x900fd, 0x16a},
+ {0x900fe, 0x68},
+ {0x900ff, 0x790},
+ {0x90100, 0x16a},
+ {0x90101, 0x8},
+ {0x90102, 0x8b10},
+ {0x90103, 0x168},
+ {0x90104, 0x8},
+ {0x90105, 0xab10},
+ {0x90106, 0x168},
+ {0x90107, 0xa},
+ {0x90108, 0x408},
+ {0x90109, 0x169},
+ {0x9010a, 0x58},
+ {0x9010b, 0x0},
+ {0x9010c, 0x68},
+ {0x9010d, 0x0},
+ {0x9010e, 0x408},
+ {0x9010f, 0x169},
+ {0x90110, 0x0},
+ {0x90111, 0x8b10},
+ {0x90112, 0x168},
+ {0x90113, 0x0},
+ {0x90114, 0xab10},
+ {0x90115, 0x168},
+ {0x90116, 0x0},
+ {0x90117, 0x1d8},
+ {0x90118, 0x169},
+ {0x90119, 0x80},
+ {0x9011a, 0x790},
+ {0x9011b, 0x16a},
+ {0x9011c, 0x18},
+ {0x9011d, 0x7aa},
+ {0x9011e, 0x6a},
+ {0x9011f, 0xa},
+ {0x90120, 0x0},
+ {0x90121, 0x1e9},
+ {0x90122, 0x8},
+ {0x90123, 0x8080},
+ {0x90124, 0x108},
+ {0x90125, 0xf},
+ {0x90126, 0x408},
+ {0x90127, 0x169},
+ {0x90128, 0xc},
+ {0x90129, 0x0},
+ {0x9012a, 0x68},
+ {0x9012b, 0x9},
+ {0x9012c, 0x0},
+ {0x9012d, 0x1a9},
+ {0x9012e, 0x0},
+ {0x9012f, 0x408},
+ {0x90130, 0x169},
+ {0x90131, 0x0},
+ {0x90132, 0x8080},
+ {0x90133, 0x108},
+ {0x90134, 0x8},
+ {0x90135, 0x7aa},
+ {0x90136, 0x6a},
+ {0x90137, 0x0},
+ {0x90138, 0x8568},
+ {0x90139, 0x108},
+ {0x9013a, 0xb7},
+ {0x9013b, 0x790},
+ {0x9013c, 0x16a},
+ {0x9013d, 0x1f},
+ {0x9013e, 0x0},
+ {0x9013f, 0x68},
+ {0x90140, 0x8},
+ {0x90141, 0x8558},
+ {0x90142, 0x168},
+ {0x90143, 0xf},
+ {0x90144, 0x408},
+ {0x90145, 0x169},
+ {0x90146, 0xc},
+ {0x90147, 0x0},
+ {0x90148, 0x68},
+ {0x90149, 0x0},
+ {0x9014a, 0x408},
+ {0x9014b, 0x169},
+ {0x9014c, 0x0},
+ {0x9014d, 0x8558},
+ {0x9014e, 0x168},
+ {0x9014f, 0x8},
+ {0x90150, 0x3c8},
+ {0x90151, 0x1a9},
+ {0x90152, 0x3},
+ {0x90153, 0x370},
+ {0x90154, 0x129},
+ {0x90155, 0x20},
+ {0x90156, 0x2aa},
+ {0x90157, 0x9},
+ {0x90158, 0x0},
+ {0x90159, 0x400},
+ {0x9015a, 0x10e},
+ {0x9015b, 0x8},
+ {0x9015c, 0xe8},
+ {0x9015d, 0x109},
+ {0x9015e, 0x0},
+ {0x9015f, 0x8140},
+ {0x90160, 0x10c},
+ {0x90161, 0x10},
+ {0x90162, 0x8138},
+ {0x90163, 0x10c},
+ {0x90164, 0x8},
+ {0x90165, 0x7c8},
+ {0x90166, 0x101},
+ {0x90167, 0x8},
+ {0x90168, 0x0},
+ {0x90169, 0x8},
+ {0x9016a, 0x8},
+ {0x9016b, 0x448},
+ {0x9016c, 0x109},
+ {0x9016d, 0xf},
+ {0x9016e, 0x7c0},
+ {0x9016f, 0x109},
+ {0x90170, 0x0},
+ {0x90171, 0xe8},
+ {0x90172, 0x109},
+ {0x90173, 0x47},
+ {0x90174, 0x630},
+ {0x90175, 0x109},
+ {0x90176, 0x8},
+ {0x90177, 0x618},
+ {0x90178, 0x109},
+ {0x90179, 0x8},
+ {0x9017a, 0xe0},
+ {0x9017b, 0x109},
+ {0x9017c, 0x0},
+ {0x9017d, 0x7c8},
+ {0x9017e, 0x109},
+ {0x9017f, 0x8},
+ {0x90180, 0x8140},
+ {0x90181, 0x10c},
+ {0x90182, 0x0},
+ {0x90183, 0x1},
+ {0x90184, 0x8},
+ {0x90185, 0x8},
+ {0x90186, 0x4},
+ {0x90187, 0x8},
+ {0x90188, 0x8},
+ {0x90189, 0x7c8},
+ {0x9018a, 0x101},
+ {0x90006, 0x0},
+ {0x90007, 0x0},
+ {0x90008, 0x8},
+ {0x90009, 0x0},
+ {0x9000a, 0x0},
+ {0x9000b, 0x0},
+ {0xd00e7, 0x400},
+ {0x90017, 0x0},
+ {0x9001f, 0x2a},
+ {0x90026, 0x6a},
+ {0x400d0, 0x0},
+ {0x400d1, 0x101},
+ {0x400d2, 0x105},
+ {0x400d3, 0x107},
+ {0x400d4, 0x10f},
+ {0x400d5, 0x202},
+ {0x400d6, 0x20a},
+ {0x400d7, 0x20b},
+ {0x2003a, 0x2},
+ {0x2000b, 0x34b},
+ {0x2000c, 0xbb},
+ {0x2000d, 0x753},
+ {0x2000e, 0x2c},
+ {0x12000b, 0x70},
+ {0x12000c, 0x19},
+ {0x12000d, 0xfa},
+ {0x12000e, 0x10},
+ {0x22000b, 0x1c},
+ {0x22000c, 0x6},
+ {0x22000d, 0x3e},
+ {0x22000e, 0x10},
+ {0x9000c, 0x0},
+ {0x9000d, 0x173},
+ {0x9000e, 0x60},
+ {0x9000f, 0x6110},
+ {0x90010, 0x2152},
+ {0x90011, 0xdfbd},
+ {0x90012, 0x60},
+ {0x90013, 0x6152},
+ {0x20010, 0x5a},
+ {0x20011, 0x3},
+ {0x120010, 0x5a},
+ {0x120011, 0x3},
+ {0x220010, 0x5a},
+ {0x220011, 0x3},
+ {0x40080, 0xe0},
+ {0x40081, 0x12},
+ {0x40082, 0xe0},
+ {0x40083, 0x12},
+ {0x40084, 0xe0},
+ {0x40085, 0x12},
+ {0x140080, 0xe0},
+ {0x140081, 0x12},
+ {0x140082, 0xe0},
+ {0x140083, 0x12},
+ {0x140084, 0xe0},
+ {0x140085, 0x12},
+ {0x240080, 0xe0},
+ {0x240081, 0x12},
+ {0x240082, 0xe0},
+ {0x240083, 0x12},
+ {0x240084, 0xe0},
+ {0x240085, 0x12},
+ {0x400fd, 0xf},
+ {0x10011, 0x1},
+ {0x10012, 0x1},
+ {0x10013, 0x180},
+ {0x10018, 0x1},
+ {0x10002, 0x6209},
+ {0x100b2, 0x1},
+ {0x101b4, 0x1},
+ {0x102b4, 0x1},
+ {0x103b4, 0x1},
+ {0x104b4, 0x1},
+ {0x105b4, 0x1},
+ {0x106b4, 0x1},
+ {0x107b4, 0x1},
+ {0x108b4, 0x1},
+ {0x11011, 0x1},
+ {0x11012, 0x1},
+ {0x11013, 0x180},
+ {0x11018, 0x1},
+ {0x11002, 0x6209},
+ {0x110b2, 0x1},
+ {0x111b4, 0x1},
+ {0x112b4, 0x1},
+ {0x113b4, 0x1},
+ {0x114b4, 0x1},
+ {0x115b4, 0x1},
+ {0x116b4, 0x1},
+ {0x117b4, 0x1},
+ {0x118b4, 0x1},
+ {0x12011, 0x1},
+ {0x12012, 0x1},
+ {0x12013, 0x180},
+ {0x12018, 0x1},
+ {0x12002, 0x6209},
+ {0x120b2, 0x1},
+ {0x121b4, 0x1},
+ {0x122b4, 0x1},
+ {0x123b4, 0x1},
+ {0x124b4, 0x1},
+ {0x125b4, 0x1},
+ {0x126b4, 0x1},
+ {0x127b4, 0x1},
+ {0x128b4, 0x1},
+ {0x13011, 0x1},
+ {0x13012, 0x1},
+ {0x13013, 0x180},
+ {0x13018, 0x1},
+ {0x13002, 0x6209},
+ {0x130b2, 0x1},
+ {0x131b4, 0x1},
+ {0x132b4, 0x1},
+ {0x133b4, 0x1},
+ {0x134b4, 0x1},
+ {0x135b4, 0x1},
+ {0x136b4, 0x1},
+ {0x137b4, 0x1},
+ {0x138b4, 0x1},
+ {0x2003a, 0x2},
+ {0xc0080, 0x2},
+ {0xd0000, 0x1 }
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+ {
+ /* P0 3000mts 1D */
+ .drate = 3000,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp0_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+ },
+ {
+ /* P1 400mts 1D */
+ .drate = 400,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp1_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+ },
+ {
+ /* P2 100mts 1D */
+ .drate = 100,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp2_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+ },
+ {
+ /* P0 3000mts 2D */
+ .drate = 3000,
+ .fw_type = FW_2D_IMAGE,
+ .fsp_cfg = ddr_fsp0_2d_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+ },
+};
+
+/* ddr timing config params */
+struct dram_timing_info phyboard_polis_rdk_dram_timing = {
+ .ddrc_cfg = ddr_ddrc_cfg,
+ .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+ .ddrphy_cfg = ddr_ddrphy_cfg,
+ .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+ .fsp_msg = ddr_dram_fsp_msg,
+ .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+ .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+ .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+ .ddrphy_pie = ddr_phy_pie,
+ .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+ .fsp_table = { 3000, 400, 100,},
+};
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 98f4c4e0194b..c55fa774d11d 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -80,6 +80,7 @@ lwl-$(CONFIG_MACH_PHYTEC_SOM_IMX6) += imx6q-phytec-phycard.dtb.o \
imx6ull-phytec-phycore-som-emmc.dtb.o
lwl-$(CONFIG_MACH_PHYTEC_PHYCORE_IMX7) += imx7d-phyboard-zeta.dtb.o
lwl-$(CONFIG_MACH_PHYTEC_PHYCORE_STM32MP1) += stm32mp157c-phycore-stm32mp1-3.dtb.o
+lwl-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += imx8mm-phyboard-polis-rdk.dtb.o
lwl-$(CONFIG_MACH_PHYTEC_SOM_IMX8MQ) += imx8mq-phytec-phycore-som.dtb.o
lwl-$(CONFIG_MACH_PINE64_QUARTZ64) += rk3566-quartz64-a.dtb.o
lwl-$(CONFIG_MACH_PLATHOME_OPENBLOCKS_AX3) += armada-xp-openblocks-ax3-4-bb.dtb.o
diff --git a/arch/arm/dts/imx8mm-phyboard-polis-rdk.dts b/arch/arm/dts/imx8mm-phyboard-polis-rdk.dts
new file mode 100644
index 000000000000..182051f39fc2
--- /dev/null
+++ b/arch/arm/dts/imx8mm-phyboard-polis-rdk.dts
@@ -0,0 +1,60 @@
+// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+
+/dts-v1/;
+
+#include <arm64/freescale/imx8mm-phyboard-polis-rdk.dts>
+
+/ {
+ chosen {
+ environment-sd {
+ compatible = "barebox,environment";
+ device-path = &env_sd2;
+ status = "disabled";
+ };
+ environment-emmc {
+ compatible = "barebox,environment";
+ device-path = &env_emmc;
+ status = "disabled";
+ };
+ };
+};
+
+&ocotp {
+ barebox,provide-mac-address = <&fec1 0x640>;
+};
+
+&usdhc2 {
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ partition@0 {
+ label = "barebox";
+ reg = <0x0 0x0 0x0 0x100000>;
+ };
+
+ env_sd2: partition@100000 {
+ label = "barebox-environment";
+ reg = <0x0 0x100000 0x0 0x100000>;
+ };
+ };
+};
+
+&usdhc3 {
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ partition@0 {
+ label = "barebox";
+ reg = <0x0 0x0 0x0 0x100000>;
+ };
+
+ env_emmc: partition@100000 {
+ label = "barebox-environment";
+ reg = <0x0 0x100000 0x0 0x100000>;
+ };
+ };
+};
diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig
index 4c93c1244a6a..d98597c93750 100644
--- a/arch/arm/mach-imx/Kconfig
+++ b/arch/arm/mach-imx/Kconfig
@@ -653,6 +653,54 @@ config MACH_NXP_IMX8MQ_EVK
select ARM_SMCCC
select MCI_IMX_ESDHC_PBL
+menuconfig MACH_PHYTEC_SOM_IMX8MM
+ bool "Phytec i.MX8MM SOM"
+ select ARCH_IMX8MM
+ depends on HAVE_FIRMWARE_IMX_LPDDR4_PMU_TRAIN
+ depends on HAVE_FIRMWARE_IMX8MM_ATF
+ select FIRMWARE_IMX_LPDDR4_PMU_TRAIN
+ select FIRMWARE_IMX8MM_ATF
+ select ARM_SMCCC
+ select MCI_IMX_ESDHC_PBL
+ select IMX8M_DRAM
+ select I2C_IMX_EARLY
+ select USB_GADGET_DRIVER_ARC_PBL
+ select BOARD_PHYTEC_SOM_IMX8M_DETECTION if !MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_FIX
+ imply AT803X_PHY
+
+if MACH_PHYTEC_SOM_IMX8MM
+
+config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_FIX
+ bool "fixed RAM size"
+ help
+ The RAM size can automatically be detected with the help of
+ the EEPROM introspection data. Set RAM size to a fix value
+ instead.
+
+choice
+ prompt "RAM size"
+ depends on MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_FIX
+ default MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_2GB
+
+config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_1GB
+ bool "1GB RAM"
+ help
+ Set RAM size fix to 1GB for Phytec i.MX8MM SOM.
+
+config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_2GB
+ bool "2GB RAM"
+ help
+ Set RAM size fix to 2GB for Phytec i.MX8MM SOM.
+
+config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_4GB
+ bool "4GB RAM"
+ help
+ Set RAM size fix to 4GB for Phytec i.MX8MM SOM.
+
+endchoice
+
+endif
+
config MACH_PHYTEC_SOM_IMX8MQ
bool "Phytec i.MX8M SOM"
select ARCH_IMX8MQ
diff --git a/images/Makefile.imx b/images/Makefile.imx
index 9e70ba50a162..6aefc49097c7 100644
--- a/images/Makefile.imx
+++ b/images/Makefile.imx
@@ -436,6 +436,11 @@ CFG_start_nxp_imx8mm_evk.pblb.imximg = $(board)/nxp-imx8mm-evk/flash-header-imx8
FILE_barebox-nxp-imx8mm-evk.img = start_nxp_imx8mm_evk.pblb.pimximg
image-$(CONFIG_MACH_NXP_IMX8MM_EVK) += barebox-nxp-imx8mm-evk.img
+pblb-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += start_phyboard_polis_rdk
+CFG_start_phyboard_polis_rdk.pblb.imximg = $(board)/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg
+FILE_barebox-phyboard-polis-rdk.img = start_phyboard_polis_rdk.pblb.pimximg
+image-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += barebox-phyboard-polis-rdk.img
+
pblb-$(CONFIG_MACH_PROTONIC_IMX8M) += start_prt_prt8mm
CFG_start_prt_prt8mm.pblb.imximg = $(board)/protonic-imx8m/flash-header-prt8mm.imxcfg
FILE_barebox-prt-prt8mm.img = start_prt_prt8mm.pblb.pimximg
--
2.39.2
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH v2 3/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support
2023-06-06 14:53 ` [PATCH v2 3/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
@ 2023-06-06 15:05 ` Ahmad Fatoum
0 siblings, 0 replies; 5+ messages in thread
From: Ahmad Fatoum @ 2023-06-06 15:05 UTC (permalink / raw)
To: Marc Kleine-Budde, barebox
On 06.06.23 16:53, Marc Kleine-Budde wrote:
> Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
> ---
> arch/arm/boards/Makefile | 1 +
> arch/arm/boards/phytec-som-imx8mm/Makefile | 4 +
> arch/arm/boards/phytec-som-imx8mm/board.c | 40 +
> .../flash-header-imx8mm-phyboard-polis-rdk.imxcfg | 7 +
> arch/arm/boards/phytec-som-imx8mm/lowlevel.c | 130 ++
> arch/arm/boards/phytec-som-imx8mm/lowlevel.h | 8 +
> arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c | 1852 ++++++++++++++++++++
> arch/arm/dts/Makefile | 1 +
> arch/arm/dts/imx8mm-phyboard-polis-rdk.dts | 60 +
> arch/arm/mach-imx/Kconfig | 48 +
> images/Makefile.imx | 5 +
> 11 files changed, 2156 insertions(+)
>
> diff --git a/arch/arm/boards/Makefile b/arch/arm/boards/Makefile
> index 2877debad535..1222ef80feb1 100644
> --- a/arch/arm/boards/Makefile
> +++ b/arch/arm/boards/Makefile
> @@ -95,6 +95,7 @@ obj-$(CONFIG_MACH_PHYTEC_SOM_AM335X) += phytec-som-am335x/
> obj-$(CONFIG_MACH_PHYTEC_SOM_IMX6) += phytec-som-imx6/
> obj-$(CONFIG_MACH_PHYTEC_PHYCORE_IMX7) += phytec-phycore-imx7/
> obj-$(CONFIG_MACH_PHYTEC_PHYCORE_STM32MP1) += phytec-phycore-stm32mp1/
> +obj-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += phytec-som-imx8mm/
> obj-$(CONFIG_MACH_PHYTEC_SOM_IMX8MQ) += phytec-som-imx8mq/
> obj-$(CONFIG_MACH_PLATHOME_OPENBLOCKS_AX3) += plathome-openblocks-ax3/
> obj-$(CONFIG_MACH_PLATHOME_OPENBLOCKS_A6) += plathome-openblocks-a6/
> diff --git a/arch/arm/boards/phytec-som-imx8mm/Makefile b/arch/arm/boards/phytec-som-imx8mm/Makefile
> new file mode 100644
> index 000000000000..10abebc53921
> --- /dev/null
> +++ b/arch/arm/boards/phytec-som-imx8mm/Makefile
> @@ -0,0 +1,4 @@
> +# SPDX-License-Identifier: GPL-2.0-only
> +
> +lwl-y += lowlevel.o lpddr4-timing.o
> +obj-y += board.o
> diff --git a/arch/arm/boards/phytec-som-imx8mm/board.c b/arch/arm/boards/phytec-som-imx8mm/board.c
> new file mode 100644
> index 000000000000..52f821f5fa30
> --- /dev/null
> +++ b/arch/arm/boards/phytec-som-imx8mm/board.c
> @@ -0,0 +1,40 @@
> +// SPDX-License-Identifier: GPL-2.0
> +// SPDX-FileCopyrightText: 2022 Ahmad Fatoum, Pengutronix
> +
> +#include <bootsource.h>
> +#include <common.h>
> +#include <deep-probe.h>
> +#include <init.h>
> +#include <mach/imx/bbu.h>
> +
> +static int phyboard_polis_rdk_probe(struct device *dev)
> +{
> + int emmc_bbu_flag = 0;
> + int sd_bbu_flag = 0;
> +
> + if (bootsource_get() == BOOTSOURCE_MMC && bootsource_get_instance() == 1) {
> + of_device_enable_path("/chosen/environment-sd");
> + sd_bbu_flag = BBU_HANDLER_FLAG_DEFAULT;
> + } else {
> + of_device_enable_path("/chosen/environment-emmc");
> + emmc_bbu_flag = BBU_HANDLER_FLAG_DEFAULT;
> + }
> +
> + imx8m_bbu_internal_mmcboot_register_handler("eMMC", "/dev/mmc2", emmc_bbu_flag);
> + imx8m_bbu_internal_mmc_register_handler("SD", "/dev/mmc1.barebox", sd_bbu_flag);
> +
> + return 0;
> +}
> +
> +static const struct of_device_id phyboard_polis_rdk_of_match[] = {
> + { .compatible = "phytec,imx8mm-phyboard-polis-rdk" },
> + { /* sentinel */ },
> +};
> +BAREBOX_DEEP_PROBE_ENABLE(phyboard_polis_rdk_of_match);
> +
> +static struct driver phyboard_polis_rdkboard_driver = {
> + .name = "board-phyboard-polis-rdk",
> + .probe = phyboard_polis_rdk_probe,
> + .of_compatible = DRV_OF_COMPAT(phyboard_polis_rdk_of_match),
> +};
> +coredevice_platform_driver(phyboard_polis_rdkboard_driver);
> diff --git a/arch/arm/boards/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg b/arch/arm/boards/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg
> new file mode 100644
> index 000000000000..10606ce29c96
> --- /dev/null
> +++ b/arch/arm/boards/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg
> @@ -0,0 +1,7 @@
> +# SPDX-License-Identifier: GPL-2.0-only
> +
> +soc imx8mm
> +
> +loadaddr 0x007e1000
> +max_load_size 0x3f000
> +ivtofs 0x400
> diff --git a/arch/arm/boards/phytec-som-imx8mm/lowlevel.c b/arch/arm/boards/phytec-som-imx8mm/lowlevel.c
> new file mode 100644
> index 000000000000..d66f6f79f1c4
> --- /dev/null
> +++ b/arch/arm/boards/phytec-som-imx8mm/lowlevel.c
> @@ -0,0 +1,130 @@
> +// SPDX-License-Identifier: GPL-2.0
> +
> +#include <asm/barebox-arm.h>
> +#include <boards/phytec/phytec-som-imx8m-detection.h>
> +#include <common.h>
> +#include <debug_ll.h>
> +#include <mach/imx/atf.h>
> +#include <mach/imx/debug_ll.h>
> +#include <mach/imx/esdctl.h>
> +#include <mach/imx/generic.h>
> +#include <mach/imx/imx8m-ccm-regs.h>
> +#include <mach/imx/iomux-mx8mm.h>
> +#include <mach/imx/xload.h>
> +#include <mfd/bd71837.h>
> +#include <pbl/i2c.h>
> +#include <pbl/pmic.h>
> +#include <soc/imx8m/ddr.h>
> +
> +#include "lowlevel.h"
> +
> +extern char __dtb_z_imx8mm_phyboard_polis_rdk_start[];
> +
> +#define UART_PAD_CTRL MUX_PAD_CTRL(PAD_CTL_DSE_3P3V_45_OHM)
> +
> +static void setup_uart(void)
> +{
> + void __iomem *uart = IOMEM(MX8M_UART3_BASE_ADDR);
> +
> + imx8m_early_setup_uart_clock();
> +
> + imx8mm_setup_pad(IMX8MM_PAD_UART3_TXD_UART3_TX | UART_PAD_CTRL);
> + imx8m_uart_setup(uart);
> +
> + pbl_set_putc(imx_uart_putc, uart);
> + putc_ll('>');
> +}
> +
> +#define EEPROM_ADDR 0x51
> +#define EEPROM_ADDR_FALLBACK 0x59
> +
> +static void phyboard_polis_rdk_ddr_init(void)
> +{
> + struct pbl_i2c *i2c;
> + int size = 0xf;
> + int ret;
> +
> + if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_FIX)) {
> + if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_1GB))
> + size = 1;
> + else if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_2GB))
> + size = 3;
> + else if (IS_ENABLED(CONFIG_PHYCORE_IMX8MM_RAM_SIZE_4GB))
> + size = 5;
> + } else {
> + imx8mm_setup_pad(IMX8MM_PAD_I2C1_SCL_I2C1_SCL);
> + imx8mm_setup_pad(IMX8MM_PAD_I2C1_SDA_I2C1_SDA);
> + imx8m_ccgr_clock_enable(IMX8M_CCM_CCGR_I2C1);
> + i2c = imx8m_i2c_early_init(IOMEM(MX8MM_I2C1_BASE_ADDR));
> +
> + ret = phytec_eeprom_data_setup(i2c, NULL, EEPROM_ADDR, EEPROM_ADDR_FALLBACK, IMX_CPU_IMX8MM);
> + if (ret)
> + goto err;
You could print the error here and goto out, which is the normal
code flow.
> +
> + phytec_print_som_info(NULL);
> + size = phytec_get_imx8m_ddr_size(NULL);
> + }
> +
> + switch (size) {
> + case 1:
> + /* 1GB RAM */
You could define an enum and use that above as well and then you could
avoid the comment.
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[5].val = 0x2d0087;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[21].val = 0x8d;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[42].val = 0xf070707;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[58].val = 0x60012;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[73].val = 0x13;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[83].val = 0x30005;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[98].val = 0x5;
> + break;
> + case 3:
> + /* 2GB RAM */
> + break;
> + case 5:
> + /* 4GB RAM */
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[2].val = 0xa3080020;
> + phyboard_polis_rdk_dram_timing.ddrc_cfg[37].val = 0x17;
> + phyboard_polis_rdk_dram_timing.fsp_msg[0].fsp_cfg[8].val = 0x310;
> + phyboard_polis_rdk_dram_timing.fsp_msg[0].fsp_cfg[20].val = 0x3;
> + phyboard_polis_rdk_dram_timing.fsp_msg[1].fsp_cfg[9].val = 0x310;
> + phyboard_polis_rdk_dram_timing.fsp_msg[1].fsp_cfg[21].val = 0x3;
> + phyboard_polis_rdk_dram_timing.fsp_msg[2].fsp_cfg[9].val = 0x310;
> + phyboard_polis_rdk_dram_timing.fsp_msg[2].fsp_cfg[21].val = 0x3;
> + phyboard_polis_rdk_dram_timing.fsp_msg[3].fsp_cfg[10].val = 0x310;
> + phyboard_polis_rdk_dram_timing.fsp_msg[3].fsp_cfg[22].val = 0x3;
> + break;
> + default:
> + goto err;
> + }
out:
> +
> + imx8mm_ddr_init(&phyboard_polis_rdk_dram_timing, DRAM_TYPE_LPDDR4);
> + return;
Then you can drop return and the below imx8mm_ddr_init.
> +err:
> + pr_err("Could not detect correct RAM size. Fallback to default.\n");
> + imx8mm_ddr_init(&phyboard_polis_rdk_dram_timing, DRAM_TYPE_LPDDR4);
> +}
> +
> +ENTRY_FUNCTION(start_phyboard_polis_rdk, r0, r1, r2)
> +{
> + imx8mm_cpu_lowlevel_init();
> +
> + relocate_to_current_adr();
> + setup_c();
> +
> + setup_uart();
> +
> + /*
> + * If we are in EL3 we are running for the first time out of OCRAM,
> + * we'll need to initialize the DRAM and run TF-A (BL31). The TF-A
> + * will then jump to DRAM in EL2
> + */
> + if (current_el() == 3) {
> + imx8mm_early_clock_init();
> +
> + phyboard_polis_rdk_ddr_init();
> +
> + imx8mm_load_and_start_image_via_tfa();
> + }
> +
> + /* Standard entry we hit once we initialized both DDR and ATF */
> + imx8mm_barebox_entry(__dtb_z_imx8mm_phyboard_polis_rdk_start);
> +}
> diff --git a/arch/arm/boards/phytec-som-imx8mm/lowlevel.h b/arch/arm/boards/phytec-som-imx8mm/lowlevel.h
> new file mode 100644
> index 000000000000..9982a822b796
> --- /dev/null
> +++ b/arch/arm/boards/phytec-som-imx8mm/lowlevel.h
> @@ -0,0 +1,8 @@
> +/* SPDX-License-Identifier: GPL-2.0-only */
> +
> +#ifndef PHYBOARD_POLIS_RDK_LOWLEVEL_H_
> +#define PHYBOARD_POLIS_RDK_LOWLEVEL_H_
> +
> +extern struct dram_timing_info phyboard_polis_rdk_dram_timing;
> +
> +#endif
> diff --git a/arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c b/arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c
> new file mode 100644
> index 000000000000..8142b3406859
> --- /dev/null
> +++ b/arch/arm/boards/phytec-som-imx8mm/lpddr4-timing.c
> @@ -0,0 +1,1852 @@
> +// SPDX-License-Identifier: GPL-2.0-or-later
> +/*
> + * Copyright 2019 NXP
> + * Copyright (C) 2023 PHYTEC Messtechnik GmbH
> + *
> + * Generated code from MX8M_DDR_tool
> + */
> +
> +#include <common.h>
> +#include <soc/imx8m/ddr.h>
> +
> +#define DDR_ONE_RANK
> +#include <soc/imx8m/lpddr4_define.h>
> +
> +#include "lowlevel.h"
> +
> +static struct dram_cfg_param ddr_ddrc_cfg[] = {
> + /** Initialize DDRC registers **/
> + {0x3d400304, 0x1},
> + {0x3d400030, 0x1},
> + {0x3d400000, 0xa1080020},
> + {0x3d400020, 0x222},
> + {0x3d400024, 0x3a980},
> + {0x3d400064, 0x2d00d2},
> + {0x3d4000d0, 0xc00305ba},
> + {0x3d4000d4, 0x940000},
> + {0x3d4000dc, 0xd4002d},
> + {0x3d4000e0, 0x310000},
> + {0x3d4000e8, 0x66004d},
> + {0x3d4000ec, 0x16004d},
> + {0x3d400100, 0x191e0c20},
> + {0x3d400104, 0x60630},
> + {0x3d40010c, 0xb0b000},
> + {0x3d400110, 0xe04080e},
> + {0x3d400114, 0x2040c0c},
> + {0x3d400118, 0x1010007},
> + {0x3d40011c, 0x402},
> + {0x3d400130, 0x20600},
> + {0x3d400134, 0xc100002},
> + {0x3d400138, 0xd8},
> + {0x3d400144, 0x96004b},
> + {0x3d400180, 0x2ee0017},
> + {0x3d400184, 0x2605b8e},
> + {0x3d400188, 0x0},
> + {0x3d400190, 0x497820a},
> + {0x3d400194, 0x80303},
> + {0x3d4001b4, 0x170a},
> + {0x3d4001a0, 0xe0400018},
> + {0x3d4001a4, 0xdf00e4},
> + {0x3d4001a8, 0x80000000},
> + {0x3d4001b0, 0x11},
> + {0x3d4001c0, 0x1},
> + {0x3d4001c4, 0x1},
> + {0x3d4000f4, 0x699},
> + {0x3d400108, 0x70e1617},
> + {0x3d400200, 0x1f},
> + {0x3d40020c, 0x0},
> + {0x3d400210, 0x1f1f},
> + {0x3d400204, 0x80808},
> + {0x3d400214, 0x7070707},
> + {0x3d400218, 0x7070707},
> + {0x3d40021c, 0xf0f},
> + {0x3d400250, 0x29001701},
> + {0x3d400254, 0x2c},
> + {0x3d40025c, 0x4000030},
> + {0x3d400264, 0x900093e7},
> + {0x3d40026c, 0x2005574},
> + {0x3d400400, 0x111},
> + {0x3d400408, 0x72ff},
> + {0x3d400494, 0x2100e07},
> + {0x3d400498, 0x620096},
> + {0x3d40049c, 0x1100e07},
> + {0x3d4004a0, 0xc8012c},
> + {0x3d402020, 0x20},
> + {0x3d402024, 0x7d00},
> + {0x3d402050, 0x20d040},
> + {0x3d402064, 0x6001c},
> + {0x3d4020dc, 0x840000},
> + {0x3d4020e0, 0x310000},
> + {0x3d4020e8, 0x66004d},
> + {0x3d4020ec, 0x16004d},
> + {0x3d402100, 0xa040105},
> + {0x3d402104, 0x30407},
> + {0x3d402108, 0x203060b},
> + {0x3d40210c, 0x505000},
> + {0x3d402110, 0x2040202},
> + {0x3d402114, 0x2030202},
> + {0x3d402118, 0x1010004},
> + {0x3d40211c, 0x302},
> + {0x3d402130, 0x20300},
> + {0x3d402134, 0xa100002},
> + {0x3d402138, 0x1d},
> + {0x3d402144, 0x14000a},
> + {0x3d402180, 0x640004},
> + {0x3d402190, 0x3818200},
> + {0x3d402194, 0x80303},
> + {0x3d4021b4, 0x100},
> + {0x3d4020f4, 0x599},
> + {0x3d403020, 0x20},
> + {0x3d403024, 0x1f40},
> + {0x3d403050, 0x20d040},
> + {0x3d403064, 0x30007},
> + {0x3d4030dc, 0x840000},
> + {0x3d4030e0, 0x310000},
> + {0x3d4030e8, 0x66004d},
> + {0x3d4030ec, 0x16004d},
> + {0x3d403100, 0xa010102},
> + {0x3d403104, 0x30404},
> + {0x3d403108, 0x203060b},
> + {0x3d40310c, 0x505000},
> + {0x3d403110, 0x2040202},
> + {0x3d403114, 0x2030202},
> + {0x3d403118, 0x1010004},
> + {0x3d40311c, 0x302},
> + {0x3d403130, 0x20300},
> + {0x3d403134, 0xa100002},
> + {0x3d403138, 0x8},
> + {0x3d403144, 0x50003},
> + {0x3d403180, 0x190004},
> + {0x3d403190, 0x3818200},
> + {0x3d403194, 0x80303},
> + {0x3d4031b4, 0x100},
> + {0x3d4030f4, 0x599},
> + {0x3d400028, 0x0},
> +};
> +
> +/* PHY Initialize Configuration */
> +static struct dram_cfg_param ddr_ddrphy_cfg[] = {
> + {0x100a0, 0x0},
> + {0x100a1, 0x1},
> + {0x100a2, 0x2},
> + {0x100a3, 0x3},
> + {0x100a4, 0x4},
> + {0x100a5, 0x5},
> + {0x100a6, 0x6},
> + {0x100a7, 0x7},
> + {0x110a0, 0x0},
> + {0x110a1, 0x1},
> + {0x110a2, 0x3},
> + {0x110a3, 0x4},
> + {0x110a4, 0x5},
> + {0x110a5, 0x2},
> + {0x110a6, 0x7},
> + {0x110a7, 0x6},
> + {0x120a0, 0x0},
> + {0x120a1, 0x1},
> + {0x120a2, 0x3},
> + {0x120a3, 0x2},
> + {0x120a4, 0x5},
> + {0x120a5, 0x4},
> + {0x120a6, 0x7},
> + {0x120a7, 0x6},
> + {0x130a0, 0x0},
> + {0x130a1, 0x1},
> + {0x130a2, 0x2},
> + {0x130a3, 0x3},
> + {0x130a4, 0x4},
> + {0x130a5, 0x5},
> + {0x130a6, 0x6},
> + {0x130a7, 0x7},
> + {0x1005f, 0x1ff},
> + {0x1015f, 0x1ff},
> + {0x1105f, 0x1ff},
> + {0x1115f, 0x1ff},
> + {0x1205f, 0x1ff},
> + {0x1215f, 0x1ff},
> + {0x1305f, 0x1ff},
> + {0x1315f, 0x1ff},
> + {0x11005f, 0x1ff},
> + {0x11015f, 0x1ff},
> + {0x11105f, 0x1ff},
> + {0x11115f, 0x1ff},
> + {0x11205f, 0x1ff},
> + {0x11215f, 0x1ff},
> + {0x11305f, 0x1ff},
> + {0x11315f, 0x1ff},
> + {0x21005f, 0x1ff},
> + {0x21015f, 0x1ff},
> + {0x21105f, 0x1ff},
> + {0x21115f, 0x1ff},
> + {0x21205f, 0x1ff},
> + {0x21215f, 0x1ff},
> + {0x21305f, 0x1ff},
> + {0x21315f, 0x1ff},
> + {0x55, 0x1ff},
> + {0x1055, 0x1ff},
> + {0x2055, 0x1ff},
> + {0x3055, 0x1ff},
> + {0x4055, 0x1ff},
> + {0x5055, 0x1ff},
> + {0x6055, 0x1ff},
> + {0x7055, 0x1ff},
> + {0x8055, 0x1ff},
> + {0x9055, 0x1ff},
> + {0x200c5, 0x19},
> + {0x1200c5, 0x7},
> + {0x2200c5, 0x7},
> + {0x2002e, 0x2},
> + {0x12002e, 0x2},
> + {0x22002e, 0x2},
> + {0x90204, 0x0},
> + {0x190204, 0x0},
> + {0x290204, 0x0},
> + {0x20024, 0x1ab},
> + {0x2003a, 0x0},
> + {0x120024, 0x1ab},
> + {0x2003a, 0x0},
> + {0x220024, 0x1ab},
> + {0x2003a, 0x0},
> + {0x20056, 0x3},
> + {0x120056, 0x3},
> + {0x220056, 0x3},
> + {0x1004d, 0xe00},
> + {0x1014d, 0xe00},
> + {0x1104d, 0xe00},
> + {0x1114d, 0xe00},
> + {0x1204d, 0xe00},
> + {0x1214d, 0xe00},
> + {0x1304d, 0xe00},
> + {0x1314d, 0xe00},
> + {0x11004d, 0xe00},
> + {0x11014d, 0xe00},
> + {0x11104d, 0xe00},
> + {0x11114d, 0xe00},
> + {0x11204d, 0xe00},
> + {0x11214d, 0xe00},
> + {0x11304d, 0xe00},
> + {0x11314d, 0xe00},
> + {0x21004d, 0xe00},
> + {0x21014d, 0xe00},
> + {0x21104d, 0xe00},
> + {0x21114d, 0xe00},
> + {0x21204d, 0xe00},
> + {0x21214d, 0xe00},
> + {0x21304d, 0xe00},
> + {0x21314d, 0xe00},
> + {0x10049, 0xeba},
> + {0x10149, 0xeba},
> + {0x11049, 0xeba},
> + {0x11149, 0xeba},
> + {0x12049, 0xeba},
> + {0x12149, 0xeba},
> + {0x13049, 0xeba},
> + {0x13149, 0xeba},
> + {0x110049, 0xeba},
> + {0x110149, 0xeba},
> + {0x111049, 0xeba},
> + {0x111149, 0xeba},
> + {0x112049, 0xeba},
> + {0x112149, 0xeba},
> + {0x113049, 0xeba},
> + {0x113149, 0xeba},
> + {0x210049, 0xeba},
> + {0x210149, 0xeba},
> + {0x211049, 0xeba},
> + {0x211149, 0xeba},
> + {0x212049, 0xeba},
> + {0x212149, 0xeba},
> + {0x213049, 0xeba},
> + {0x213149, 0xeba},
> + {0x43, 0x63},
> + {0x1043, 0x63},
> + {0x2043, 0x63},
> + {0x3043, 0x63},
> + {0x4043, 0x63},
> + {0x5043, 0x63},
> + {0x6043, 0x63},
> + {0x7043, 0x63},
> + {0x8043, 0x63},
> + {0x9043, 0x63},
> + {0x20018, 0x3},
> + {0x20075, 0x4},
> + {0x20050, 0x0},
> + {0x20008, 0x2ee},
> + {0x120008, 0x64},
> + {0x220008, 0x19},
> + {0x20088, 0x9},
> + {0x200b2, 0xdc},
> + {0x10043, 0x5a1},
> + {0x10143, 0x5a1},
> + {0x11043, 0x5a1},
> + {0x11143, 0x5a1},
> + {0x12043, 0x5a1},
> + {0x12143, 0x5a1},
> + {0x13043, 0x5a1},
> + {0x13143, 0x5a1},
> + {0x1200b2, 0xdc},
> + {0x110043, 0x5a1},
> + {0x110143, 0x5a1},
> + {0x111043, 0x5a1},
> + {0x111143, 0x5a1},
> + {0x112043, 0x5a1},
> + {0x112143, 0x5a1},
> + {0x113043, 0x5a1},
> + {0x113143, 0x5a1},
> + {0x2200b2, 0xdc},
> + {0x210043, 0x5a1},
> + {0x210143, 0x5a1},
> + {0x211043, 0x5a1},
> + {0x211143, 0x5a1},
> + {0x212043, 0x5a1},
> + {0x212143, 0x5a1},
> + {0x213043, 0x5a1},
> + {0x213143, 0x5a1},
> + {0x200fa, 0x1},
> + {0x1200fa, 0x1},
> + {0x2200fa, 0x1},
> + {0x20019, 0x1},
> + {0x120019, 0x1},
> + {0x220019, 0x1},
> + {0x200f0, 0x660},
> + {0x200f1, 0x0},
> + {0x200f2, 0x4444},
> + {0x200f3, 0x8888},
> + {0x200f4, 0x5665},
> + {0x200f5, 0x0},
> + {0x200f6, 0x0},
> + {0x200f7, 0xf000},
> + {0x20025, 0x0},
> + {0x2002d, 0x0},
> + {0x12002d, 0x0},
> + {0x22002d, 0x0},
> + {0x200c7, 0x21},
> + {0x1200c7, 0x21},
> + {0x2200c7, 0x21},
> + {0x200ca, 0x24},
> + {0x1200ca, 0x24},
> + {0x2200ca, 0x24},
> +};
> +
> +/* ddr phy trained csr */
> +static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
> + {0x200b2, 0x0},
> + {0x1200b2, 0x0},
> + {0x2200b2, 0x0},
> + {0x200cb, 0x0},
> + {0x10043, 0x0},
> + {0x110043, 0x0},
> + {0x210043, 0x0},
> + {0x10143, 0x0},
> + {0x110143, 0x0},
> + {0x210143, 0x0},
> + {0x11043, 0x0},
> + {0x111043, 0x0},
> + {0x211043, 0x0},
> + {0x11143, 0x0},
> + {0x111143, 0x0},
> + {0x211143, 0x0},
> + {0x12043, 0x0},
> + {0x112043, 0x0},
> + {0x212043, 0x0},
> + {0x12143, 0x0},
> + {0x112143, 0x0},
> + {0x212143, 0x0},
> + {0x13043, 0x0},
> + {0x113043, 0x0},
> + {0x213043, 0x0},
> + {0x13143, 0x0},
> + {0x113143, 0x0},
> + {0x213143, 0x0},
> + {0x80, 0x0},
> + {0x100080, 0x0},
> + {0x200080, 0x0},
> + {0x1080, 0x0},
> + {0x101080, 0x0},
> + {0x201080, 0x0},
> + {0x2080, 0x0},
> + {0x102080, 0x0},
> + {0x202080, 0x0},
> + {0x3080, 0x0},
> + {0x103080, 0x0},
> + {0x203080, 0x0},
> + {0x4080, 0x0},
> + {0x104080, 0x0},
> + {0x204080, 0x0},
> + {0x5080, 0x0},
> + {0x105080, 0x0},
> + {0x205080, 0x0},
> + {0x6080, 0x0},
> + {0x106080, 0x0},
> + {0x206080, 0x0},
> + {0x7080, 0x0},
> + {0x107080, 0x0},
> + {0x207080, 0x0},
> + {0x8080, 0x0},
> + {0x108080, 0x0},
> + {0x208080, 0x0},
> + {0x9080, 0x0},
> + {0x109080, 0x0},
> + {0x209080, 0x0},
> + {0x10080, 0x0},
> + {0x110080, 0x0},
> + {0x210080, 0x0},
> + {0x10180, 0x0},
> + {0x110180, 0x0},
> + {0x210180, 0x0},
> + {0x11080, 0x0},
> + {0x111080, 0x0},
> + {0x211080, 0x0},
> + {0x11180, 0x0},
> + {0x111180, 0x0},
> + {0x211180, 0x0},
> + {0x12080, 0x0},
> + {0x112080, 0x0},
> + {0x212080, 0x0},
> + {0x12180, 0x0},
> + {0x112180, 0x0},
> + {0x212180, 0x0},
> + {0x13080, 0x0},
> + {0x113080, 0x0},
> + {0x213080, 0x0},
> + {0x13180, 0x0},
> + {0x113180, 0x0},
> + {0x213180, 0x0},
> + {0x10081, 0x0},
> + {0x110081, 0x0},
> + {0x210081, 0x0},
> + {0x10181, 0x0},
> + {0x110181, 0x0},
> + {0x210181, 0x0},
> + {0x11081, 0x0},
> + {0x111081, 0x0},
> + {0x211081, 0x0},
> + {0x11181, 0x0},
> + {0x111181, 0x0},
> + {0x211181, 0x0},
> + {0x12081, 0x0},
> + {0x112081, 0x0},
> + {0x212081, 0x0},
> + {0x12181, 0x0},
> + {0x112181, 0x0},
> + {0x212181, 0x0},
> + {0x13081, 0x0},
> + {0x113081, 0x0},
> + {0x213081, 0x0},
> + {0x13181, 0x0},
> + {0x113181, 0x0},
> + {0x213181, 0x0},
> + {0x100d0, 0x0},
> + {0x1100d0, 0x0},
> + {0x2100d0, 0x0},
> + {0x101d0, 0x0},
> + {0x1101d0, 0x0},
> + {0x2101d0, 0x0},
> + {0x110d0, 0x0},
> + {0x1110d0, 0x0},
> + {0x2110d0, 0x0},
> + {0x111d0, 0x0},
> + {0x1111d0, 0x0},
> + {0x2111d0, 0x0},
> + {0x120d0, 0x0},
> + {0x1120d0, 0x0},
> + {0x2120d0, 0x0},
> + {0x121d0, 0x0},
> + {0x1121d0, 0x0},
> + {0x2121d0, 0x0},
> + {0x130d0, 0x0},
> + {0x1130d0, 0x0},
> + {0x2130d0, 0x0},
> + {0x131d0, 0x0},
> + {0x1131d0, 0x0},
> + {0x2131d0, 0x0},
> + {0x100d1, 0x0},
> + {0x1100d1, 0x0},
> + {0x2100d1, 0x0},
> + {0x101d1, 0x0},
> + {0x1101d1, 0x0},
> + {0x2101d1, 0x0},
> + {0x110d1, 0x0},
> + {0x1110d1, 0x0},
> + {0x2110d1, 0x0},
> + {0x111d1, 0x0},
> + {0x1111d1, 0x0},
> + {0x2111d1, 0x0},
> + {0x120d1, 0x0},
> + {0x1120d1, 0x0},
> + {0x2120d1, 0x0},
> + {0x121d1, 0x0},
> + {0x1121d1, 0x0},
> + {0x2121d1, 0x0},
> + {0x130d1, 0x0},
> + {0x1130d1, 0x0},
> + {0x2130d1, 0x0},
> + {0x131d1, 0x0},
> + {0x1131d1, 0x0},
> + {0x2131d1, 0x0},
> + {0x10068, 0x0},
> + {0x10168, 0x0},
> + {0x10268, 0x0},
> + {0x10368, 0x0},
> + {0x10468, 0x0},
> + {0x10568, 0x0},
> + {0x10668, 0x0},
> + {0x10768, 0x0},
> + {0x10868, 0x0},
> + {0x11068, 0x0},
> + {0x11168, 0x0},
> + {0x11268, 0x0},
> + {0x11368, 0x0},
> + {0x11468, 0x0},
> + {0x11568, 0x0},
> + {0x11668, 0x0},
> + {0x11768, 0x0},
> + {0x11868, 0x0},
> + {0x12068, 0x0},
> + {0x12168, 0x0},
> + {0x12268, 0x0},
> + {0x12368, 0x0},
> + {0x12468, 0x0},
> + {0x12568, 0x0},
> + {0x12668, 0x0},
> + {0x12768, 0x0},
> + {0x12868, 0x0},
> + {0x13068, 0x0},
> + {0x13168, 0x0},
> + {0x13268, 0x0},
> + {0x13368, 0x0},
> + {0x13468, 0x0},
> + {0x13568, 0x0},
> + {0x13668, 0x0},
> + {0x13768, 0x0},
> + {0x13868, 0x0},
> + {0x10069, 0x0},
> + {0x10169, 0x0},
> + {0x10269, 0x0},
> + {0x10369, 0x0},
> + {0x10469, 0x0},
> + {0x10569, 0x0},
> + {0x10669, 0x0},
> + {0x10769, 0x0},
> + {0x10869, 0x0},
> + {0x11069, 0x0},
> + {0x11169, 0x0},
> + {0x11269, 0x0},
> + {0x11369, 0x0},
> + {0x11469, 0x0},
> + {0x11569, 0x0},
> + {0x11669, 0x0},
> + {0x11769, 0x0},
> + {0x11869, 0x0},
> + {0x12069, 0x0},
> + {0x12169, 0x0},
> + {0x12269, 0x0},
> + {0x12369, 0x0},
> + {0x12469, 0x0},
> + {0x12569, 0x0},
> + {0x12669, 0x0},
> + {0x12769, 0x0},
> + {0x12869, 0x0},
> + {0x13069, 0x0},
> + {0x13169, 0x0},
> + {0x13269, 0x0},
> + {0x13369, 0x0},
> + {0x13469, 0x0},
> + {0x13569, 0x0},
> + {0x13669, 0x0},
> + {0x13769, 0x0},
> + {0x13869, 0x0},
> + {0x1008c, 0x0},
> + {0x11008c, 0x0},
> + {0x21008c, 0x0},
> + {0x1018c, 0x0},
> + {0x11018c, 0x0},
> + {0x21018c, 0x0},
> + {0x1108c, 0x0},
> + {0x11108c, 0x0},
> + {0x21108c, 0x0},
> + {0x1118c, 0x0},
> + {0x11118c, 0x0},
> + {0x21118c, 0x0},
> + {0x1208c, 0x0},
> + {0x11208c, 0x0},
> + {0x21208c, 0x0},
> + {0x1218c, 0x0},
> + {0x11218c, 0x0},
> + {0x21218c, 0x0},
> + {0x1308c, 0x0},
> + {0x11308c, 0x0},
> + {0x21308c, 0x0},
> + {0x1318c, 0x0},
> + {0x11318c, 0x0},
> + {0x21318c, 0x0},
> + {0x1008d, 0x0},
> + {0x11008d, 0x0},
> + {0x21008d, 0x0},
> + {0x1018d, 0x0},
> + {0x11018d, 0x0},
> + {0x21018d, 0x0},
> + {0x1108d, 0x0},
> + {0x11108d, 0x0},
> + {0x21108d, 0x0},
> + {0x1118d, 0x0},
> + {0x11118d, 0x0},
> + {0x21118d, 0x0},
> + {0x1208d, 0x0},
> + {0x11208d, 0x0},
> + {0x21208d, 0x0},
> + {0x1218d, 0x0},
> + {0x11218d, 0x0},
> + {0x21218d, 0x0},
> + {0x1308d, 0x0},
> + {0x11308d, 0x0},
> + {0x21308d, 0x0},
> + {0x1318d, 0x0},
> + {0x11318d, 0x0},
> + {0x21318d, 0x0},
> + {0x100c0, 0x0},
> + {0x1100c0, 0x0},
> + {0x2100c0, 0x0},
> + {0x101c0, 0x0},
> + {0x1101c0, 0x0},
> + {0x2101c0, 0x0},
> + {0x102c0, 0x0},
> + {0x1102c0, 0x0},
> + {0x2102c0, 0x0},
> + {0x103c0, 0x0},
> + {0x1103c0, 0x0},
> + {0x2103c0, 0x0},
> + {0x104c0, 0x0},
> + {0x1104c0, 0x0},
> + {0x2104c0, 0x0},
> + {0x105c0, 0x0},
> + {0x1105c0, 0x0},
> + {0x2105c0, 0x0},
> + {0x106c0, 0x0},
> + {0x1106c0, 0x0},
> + {0x2106c0, 0x0},
> + {0x107c0, 0x0},
> + {0x1107c0, 0x0},
> + {0x2107c0, 0x0},
> + {0x108c0, 0x0},
> + {0x1108c0, 0x0},
> + {0x2108c0, 0x0},
> + {0x110c0, 0x0},
> + {0x1110c0, 0x0},
> + {0x2110c0, 0x0},
> + {0x111c0, 0x0},
> + {0x1111c0, 0x0},
> + {0x2111c0, 0x0},
> + {0x112c0, 0x0},
> + {0x1112c0, 0x0},
> + {0x2112c0, 0x0},
> + {0x113c0, 0x0},
> + {0x1113c0, 0x0},
> + {0x2113c0, 0x0},
> + {0x114c0, 0x0},
> + {0x1114c0, 0x0},
> + {0x2114c0, 0x0},
> + {0x115c0, 0x0},
> + {0x1115c0, 0x0},
> + {0x2115c0, 0x0},
> + {0x116c0, 0x0},
> + {0x1116c0, 0x0},
> + {0x2116c0, 0x0},
> + {0x117c0, 0x0},
> + {0x1117c0, 0x0},
> + {0x2117c0, 0x0},
> + {0x118c0, 0x0},
> + {0x1118c0, 0x0},
> + {0x2118c0, 0x0},
> + {0x120c0, 0x0},
> + {0x1120c0, 0x0},
> + {0x2120c0, 0x0},
> + {0x121c0, 0x0},
> + {0x1121c0, 0x0},
> + {0x2121c0, 0x0},
> + {0x122c0, 0x0},
> + {0x1122c0, 0x0},
> + {0x2122c0, 0x0},
> + {0x123c0, 0x0},
> + {0x1123c0, 0x0},
> + {0x2123c0, 0x0},
> + {0x124c0, 0x0},
> + {0x1124c0, 0x0},
> + {0x2124c0, 0x0},
> + {0x125c0, 0x0},
> + {0x1125c0, 0x0},
> + {0x2125c0, 0x0},
> + {0x126c0, 0x0},
> + {0x1126c0, 0x0},
> + {0x2126c0, 0x0},
> + {0x127c0, 0x0},
> + {0x1127c0, 0x0},
> + {0x2127c0, 0x0},
> + {0x128c0, 0x0},
> + {0x1128c0, 0x0},
> + {0x2128c0, 0x0},
> + {0x130c0, 0x0},
> + {0x1130c0, 0x0},
> + {0x2130c0, 0x0},
> + {0x131c0, 0x0},
> + {0x1131c0, 0x0},
> + {0x2131c0, 0x0},
> + {0x132c0, 0x0},
> + {0x1132c0, 0x0},
> + {0x2132c0, 0x0},
> + {0x133c0, 0x0},
> + {0x1133c0, 0x0},
> + {0x2133c0, 0x0},
> + {0x134c0, 0x0},
> + {0x1134c0, 0x0},
> + {0x2134c0, 0x0},
> + {0x135c0, 0x0},
> + {0x1135c0, 0x0},
> + {0x2135c0, 0x0},
> + {0x136c0, 0x0},
> + {0x1136c0, 0x0},
> + {0x2136c0, 0x0},
> + {0x137c0, 0x0},
> + {0x1137c0, 0x0},
> + {0x2137c0, 0x0},
> + {0x138c0, 0x0},
> + {0x1138c0, 0x0},
> + {0x2138c0, 0x0},
> + {0x100c1, 0x0},
> + {0x1100c1, 0x0},
> + {0x2100c1, 0x0},
> + {0x101c1, 0x0},
> + {0x1101c1, 0x0},
> + {0x2101c1, 0x0},
> + {0x102c1, 0x0},
> + {0x1102c1, 0x0},
> + {0x2102c1, 0x0},
> + {0x103c1, 0x0},
> + {0x1103c1, 0x0},
> + {0x2103c1, 0x0},
> + {0x104c1, 0x0},
> + {0x1104c1, 0x0},
> + {0x2104c1, 0x0},
> + {0x105c1, 0x0},
> + {0x1105c1, 0x0},
> + {0x2105c1, 0x0},
> + {0x106c1, 0x0},
> + {0x1106c1, 0x0},
> + {0x2106c1, 0x0},
> + {0x107c1, 0x0},
> + {0x1107c1, 0x0},
> + {0x2107c1, 0x0},
> + {0x108c1, 0x0},
> + {0x1108c1, 0x0},
> + {0x2108c1, 0x0},
> + {0x110c1, 0x0},
> + {0x1110c1, 0x0},
> + {0x2110c1, 0x0},
> + {0x111c1, 0x0},
> + {0x1111c1, 0x0},
> + {0x2111c1, 0x0},
> + {0x112c1, 0x0},
> + {0x1112c1, 0x0},
> + {0x2112c1, 0x0},
> + {0x113c1, 0x0},
> + {0x1113c1, 0x0},
> + {0x2113c1, 0x0},
> + {0x114c1, 0x0},
> + {0x1114c1, 0x0},
> + {0x2114c1, 0x0},
> + {0x115c1, 0x0},
> + {0x1115c1, 0x0},
> + {0x2115c1, 0x0},
> + {0x116c1, 0x0},
> + {0x1116c1, 0x0},
> + {0x2116c1, 0x0},
> + {0x117c1, 0x0},
> + {0x1117c1, 0x0},
> + {0x2117c1, 0x0},
> + {0x118c1, 0x0},
> + {0x1118c1, 0x0},
> + {0x2118c1, 0x0},
> + {0x120c1, 0x0},
> + {0x1120c1, 0x0},
> + {0x2120c1, 0x0},
> + {0x121c1, 0x0},
> + {0x1121c1, 0x0},
> + {0x2121c1, 0x0},
> + {0x122c1, 0x0},
> + {0x1122c1, 0x0},
> + {0x2122c1, 0x0},
> + {0x123c1, 0x0},
> + {0x1123c1, 0x0},
> + {0x2123c1, 0x0},
> + {0x124c1, 0x0},
> + {0x1124c1, 0x0},
> + {0x2124c1, 0x0},
> + {0x125c1, 0x0},
> + {0x1125c1, 0x0},
> + {0x2125c1, 0x0},
> + {0x126c1, 0x0},
> + {0x1126c1, 0x0},
> + {0x2126c1, 0x0},
> + {0x127c1, 0x0},
> + {0x1127c1, 0x0},
> + {0x2127c1, 0x0},
> + {0x128c1, 0x0},
> + {0x1128c1, 0x0},
> + {0x2128c1, 0x0},
> + {0x130c1, 0x0},
> + {0x1130c1, 0x0},
> + {0x2130c1, 0x0},
> + {0x131c1, 0x0},
> + {0x1131c1, 0x0},
> + {0x2131c1, 0x0},
> + {0x132c1, 0x0},
> + {0x1132c1, 0x0},
> + {0x2132c1, 0x0},
> + {0x133c1, 0x0},
> + {0x1133c1, 0x0},
> + {0x2133c1, 0x0},
> + {0x134c1, 0x0},
> + {0x1134c1, 0x0},
> + {0x2134c1, 0x0},
> + {0x135c1, 0x0},
> + {0x1135c1, 0x0},
> + {0x2135c1, 0x0},
> + {0x136c1, 0x0},
> + {0x1136c1, 0x0},
> + {0x2136c1, 0x0},
> + {0x137c1, 0x0},
> + {0x1137c1, 0x0},
> + {0x2137c1, 0x0},
> + {0x138c1, 0x0},
> + {0x1138c1, 0x0},
> + {0x2138c1, 0x0},
> + {0x10020, 0x0},
> + {0x110020, 0x0},
> + {0x210020, 0x0},
> + {0x11020, 0x0},
> + {0x111020, 0x0},
> + {0x211020, 0x0},
> + {0x12020, 0x0},
> + {0x112020, 0x0},
> + {0x212020, 0x0},
> + {0x13020, 0x0},
> + {0x113020, 0x0},
> + {0x213020, 0x0},
> + {0x20072, 0x0},
> + {0x20073, 0x0},
> + {0x20074, 0x0},
> + {0x100aa, 0x0},
> + {0x110aa, 0x0},
> + {0x120aa, 0x0},
> + {0x130aa, 0x0},
> + {0x20010, 0x0},
> + {0x120010, 0x0},
> + {0x220010, 0x0},
> + {0x20011, 0x0},
> + {0x120011, 0x0},
> + {0x220011, 0x0},
> + {0x100ae, 0x0},
> + {0x1100ae, 0x0},
> + {0x2100ae, 0x0},
> + {0x100af, 0x0},
> + {0x1100af, 0x0},
> + {0x2100af, 0x0},
> + {0x110ae, 0x0},
> + {0x1110ae, 0x0},
> + {0x2110ae, 0x0},
> + {0x110af, 0x0},
> + {0x1110af, 0x0},
> + {0x2110af, 0x0},
> + {0x120ae, 0x0},
> + {0x1120ae, 0x0},
> + {0x2120ae, 0x0},
> + {0x120af, 0x0},
> + {0x1120af, 0x0},
> + {0x2120af, 0x0},
> + {0x130ae, 0x0},
> + {0x1130ae, 0x0},
> + {0x2130ae, 0x0},
> + {0x130af, 0x0},
> + {0x1130af, 0x0},
> + {0x2130af, 0x0},
> + {0x20020, 0x0},
> + {0x120020, 0x0},
> + {0x220020, 0x0},
> + {0x100a0, 0x0},
> + {0x100a1, 0x0},
> + {0x100a2, 0x0},
> + {0x100a3, 0x0},
> + {0x100a4, 0x0},
> + {0x100a5, 0x0},
> + {0x100a6, 0x0},
> + {0x100a7, 0x0},
> + {0x110a0, 0x0},
> + {0x110a1, 0x0},
> + {0x110a2, 0x0},
> + {0x110a3, 0x0},
> + {0x110a4, 0x0},
> + {0x110a5, 0x0},
> + {0x110a6, 0x0},
> + {0x110a7, 0x0},
> + {0x120a0, 0x0},
> + {0x120a1, 0x0},
> + {0x120a2, 0x0},
> + {0x120a3, 0x0},
> + {0x120a4, 0x0},
> + {0x120a5, 0x0},
> + {0x120a6, 0x0},
> + {0x120a7, 0x0},
> + {0x130a0, 0x0},
> + {0x130a1, 0x0},
> + {0x130a2, 0x0},
> + {0x130a3, 0x0},
> + {0x130a4, 0x0},
> + {0x130a5, 0x0},
> + {0x130a6, 0x0},
> + {0x130a7, 0x0},
> + {0x2007c, 0x0},
> + {0x12007c, 0x0},
> + {0x22007c, 0x0},
> + {0x2007d, 0x0},
> + {0x12007d, 0x0},
> + {0x22007d, 0x0},
> + {0x400fd, 0x0},
> + {0x400c0, 0x0},
> + {0x90201, 0x0},
> + {0x190201, 0x0},
> + {0x290201, 0x0},
> + {0x90202, 0x0},
> + {0x190202, 0x0},
> + {0x290202, 0x0},
> + {0x90203, 0x0},
> + {0x190203, 0x0},
> + {0x290203, 0x0},
> + {0x90204, 0x0},
> + {0x190204, 0x0},
> + {0x290204, 0x0},
> + {0x90205, 0x0},
> + {0x190205, 0x0},
> + {0x290205, 0x0},
> + {0x90206, 0x0},
> + {0x190206, 0x0},
> + {0x290206, 0x0},
> + {0x90207, 0x0},
> + {0x190207, 0x0},
> + {0x290207, 0x0},
> + {0x90208, 0x0},
> + {0x190208, 0x0},
> + {0x290208, 0x0},
> + {0x10062, 0x0},
> + {0x10162, 0x0},
> + {0x10262, 0x0},
> + {0x10362, 0x0},
> + {0x10462, 0x0},
> + {0x10562, 0x0},
> + {0x10662, 0x0},
> + {0x10762, 0x0},
> + {0x10862, 0x0},
> + {0x11062, 0x0},
> + {0x11162, 0x0},
> + {0x11262, 0x0},
> + {0x11362, 0x0},
> + {0x11462, 0x0},
> + {0x11562, 0x0},
> + {0x11662, 0x0},
> + {0x11762, 0x0},
> + {0x11862, 0x0},
> + {0x12062, 0x0},
> + {0x12162, 0x0},
> + {0x12262, 0x0},
> + {0x12362, 0x0},
> + {0x12462, 0x0},
> + {0x12562, 0x0},
> + {0x12662, 0x0},
> + {0x12762, 0x0},
> + {0x12862, 0x0},
> + {0x13062, 0x0},
> + {0x13162, 0x0},
> + {0x13262, 0x0},
> + {0x13362, 0x0},
> + {0x13462, 0x0},
> + {0x13562, 0x0},
> + {0x13662, 0x0},
> + {0x13762, 0x0},
> + {0x13862, 0x0},
> + {0x20077, 0x0},
> + {0x10001, 0x0},
> + {0x11001, 0x0},
> + {0x12001, 0x0},
> + {0x13001, 0x0},
> + {0x10040, 0x0},
> + {0x10140, 0x0},
> + {0x10240, 0x0},
> + {0x10340, 0x0},
> + {0x10440, 0x0},
> + {0x10540, 0x0},
> + {0x10640, 0x0},
> + {0x10740, 0x0},
> + {0x10840, 0x0},
> + {0x10030, 0x0},
> + {0x10130, 0x0},
> + {0x10230, 0x0},
> + {0x10330, 0x0},
> + {0x10430, 0x0},
> + {0x10530, 0x0},
> + {0x10630, 0x0},
> + {0x10730, 0x0},
> + {0x10830, 0x0},
> + {0x11040, 0x0},
> + {0x11140, 0x0},
> + {0x11240, 0x0},
> + {0x11340, 0x0},
> + {0x11440, 0x0},
> + {0x11540, 0x0},
> + {0x11640, 0x0},
> + {0x11740, 0x0},
> + {0x11840, 0x0},
> + {0x11030, 0x0},
> + {0x11130, 0x0},
> + {0x11230, 0x0},
> + {0x11330, 0x0},
> + {0x11430, 0x0},
> + {0x11530, 0x0},
> + {0x11630, 0x0},
> + {0x11730, 0x0},
> + {0x11830, 0x0},
> + {0x12040, 0x0},
> + {0x12140, 0x0},
> + {0x12240, 0x0},
> + {0x12340, 0x0},
> + {0x12440, 0x0},
> + {0x12540, 0x0},
> + {0x12640, 0x0},
> + {0x12740, 0x0},
> + {0x12840, 0x0},
> + {0x12030, 0x0},
> + {0x12130, 0x0},
> + {0x12230, 0x0},
> + {0x12330, 0x0},
> + {0x12430, 0x0},
> + {0x12530, 0x0},
> + {0x12630, 0x0},
> + {0x12730, 0x0},
> + {0x12830, 0x0},
> + {0x13040, 0x0},
> + {0x13140, 0x0},
> + {0x13240, 0x0},
> + {0x13340, 0x0},
> + {0x13440, 0x0},
> + {0x13540, 0x0},
> + {0x13640, 0x0},
> + {0x13740, 0x0},
> + {0x13840, 0x0},
> + {0x13030, 0x0},
> + {0x13130, 0x0},
> + {0x13230, 0x0},
> + {0x13330, 0x0},
> + {0x13430, 0x0},
> + {0x13530, 0x0},
> + {0x13630, 0x0},
> + {0x13730, 0x0},
> + {0x13830, 0x0},
> +};
> +/* P0 message block paremeter for training firmware */
> +struct dram_cfg_param ddr_fsp0_cfg[] = {
> + {0xd0000, 0x0},
> + {0x54003, 0xbb8},
> + {0x54004, 0x2},
> + {0x54005, 0x2228},
> + {0x54006, 0x11},
> + {0x54008, 0x131f},
> + {0x54009, 0xc8},
> + {0x5400b, 0x2},
> + {0x54012, 0x110},
> + {0x54019, 0x2dd4},
> + {0x5401a, 0x31},
> + {0x5401b, 0x4d66},
> + {0x5401c, 0x4d00},
> + {0x5401e, 0x16},
> + {0x5401f, 0x2dd4},
> + {0x54020, 0x31},
> + {0x54021, 0x4d66},
> + {0x54022, 0x4d00},
> + {0x54024, 0x16},
> + {0x5402b, 0x1000},
> + {0x5402c, 0x1},
> + {0x54032, 0xd400},
> + {0x54033, 0x312d},
> + {0x54034, 0x6600},
> + {0x54035, 0x4d},
> + {0x54036, 0x4d},
> + {0x54037, 0x1600},
> + {0x54038, 0xd400},
> + {0x54039, 0x312d},
> + {0x5403a, 0x6600},
> + {0x5403b, 0x4d},
> + {0x5403c, 0x4d},
> + {0x5403d, 0x1600},
> + {0xd0000, 0x1},
> +};
> +
> +
> +/* P1 message block paremeter for training firmware */
> +static struct dram_cfg_param ddr_fsp1_cfg[] = {
> + {0xd0000, 0x0},
> + {0x54002, 0x101},
> + {0x54003, 0x190},
> + {0x54004, 0x2},
> + {0x54005, 0x2228},
> + {0x54006, 0x11},
> + {0x54008, 0x121f},
> + {0x54009, 0xc8},
> + {0x5400b, 0x2},
> + {0x54012, 0x110},
> + {0x54019, 0x84},
> + {0x5401a, 0x31},
> + {0x5401b, 0x4d66},
> + {0x5401c, 0x4d00},
> + {0x5401e, 0x16},
> + {0x5401f, 0x84},
> + {0x54020, 0x31},
> + {0x54021, 0x4d66},
> + {0x54022, 0x4d00},
> + {0x54024, 0x16},
> + {0x5402b, 0x1000},
> + {0x5402c, 0x1},
> + {0x54032, 0x8400},
> + {0x54033, 0x3100},
> + {0x54034, 0x6600},
> + {0x54035, 0x4d},
> + {0x54036, 0x4d},
> + {0x54037, 0x1600},
> + {0x54038, 0x8400},
> + {0x54039, 0x3100},
> + {0x5403a, 0x6600},
> + {0x5403b, 0x4d},
> + {0x5403c, 0x4d},
> + {0x5403d, 0x1600},
> + {0xd0000, 0x1},
> +};
> +
> +
> +/* P2 message block paremeter for training firmware */
> +static struct dram_cfg_param ddr_fsp2_cfg[] = {
> + {0xd0000, 0x0},
> + {0x54002, 0x102},
> + {0x54003, 0x64},
> + {0x54004, 0x2},
> + {0x54005, 0x2228},
> + {0x54006, 0x11},
> + {0x54008, 0x121f},
> + {0x54009, 0xc8},
> + {0x5400b, 0x2},
> + {0x54012, 0x110},
> + {0x54019, 0x84},
> + {0x5401a, 0x31},
> + {0x5401b, 0x4d66},
> + {0x5401c, 0x4d00},
> + {0x5401e, 0x16},
> + {0x5401f, 0x84},
> + {0x54020, 0x31},
> + {0x54021, 0x4d66},
> + {0x54022, 0x4d00},
> + {0x54024, 0x16},
> + {0x5402b, 0x1000},
> + {0x5402c, 0x1},
> + {0x54032, 0x8400},
> + {0x54033, 0x3100},
> + {0x54034, 0x6600},
> + {0x54035, 0x4d},
> + {0x54036, 0x4d},
> + {0x54037, 0x1600},
> + {0x54038, 0x8400},
> + {0x54039, 0x3100},
> + {0x5403a, 0x6600},
> + {0x5403b, 0x4d},
> + {0x5403c, 0x4d},
> + {0x5403d, 0x1600},
> + {0xd0000, 0x1},
> +};
> +
> +
> +/* P0 2D message block paremeter for training firmware */
> +static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
> + {0xd0000, 0x0},
> + {0x54003, 0xbb8},
> + {0x54004, 0x2},
> + {0x54005, 0x2228},
> + {0x54006, 0x11},
> + {0x54008, 0x61},
> + {0x54009, 0xc8},
> + {0x5400b, 0x2},
> + {0x5400f, 0x100},
> + {0x54010, 0x1f7f},
> + {0x54012, 0x110},
> + {0x54019, 0x2dd4},
> + {0x5401a, 0x31},
> + {0x5401b, 0x4d66},
> + {0x5401c, 0x4d00},
> + {0x5401e, 0x16},
> + {0x5401f, 0x2dd4},
> + {0x54020, 0x31},
> + {0x54021, 0x4d66},
> + {0x54022, 0x4d00},
> + {0x54024, 0x16},
> + {0x5402b, 0x1000},
> + {0x5402c, 0x1},
> + {0x54032, 0xd400},
> + {0x54033, 0x312d},
> + {0x54034, 0x6600},
> + {0x54035, 0x4d},
> + {0x54036, 0x4d},
> + {0x54037, 0x1600},
> + {0x54038, 0xd400},
> + {0x54039, 0x312d},
> + {0x5403a, 0x6600},
> + {0x5403b, 0x4d},
> + {0x5403c, 0x4d},
> + {0x5403d, 0x1600},
> + {0xd0000, 0x1},
> +};
> +
> +/* DRAM PHY init engine image */
> +static struct dram_cfg_param ddr_phy_pie[] = {
> + {0xd0000, 0x0},
> + {0x90000, 0x10},
> + {0x90001, 0x400},
> + {0x90002, 0x10e},
> + {0x90003, 0x0},
> + {0x90004, 0x0},
> + {0x90005, 0x8},
> + {0x90029, 0xb},
> + {0x9002a, 0x480},
> + {0x9002b, 0x109},
> + {0x9002c, 0x8},
> + {0x9002d, 0x448},
> + {0x9002e, 0x139},
> + {0x9002f, 0x8},
> + {0x90030, 0x478},
> + {0x90031, 0x109},
> + {0x90032, 0x0},
> + {0x90033, 0xe8},
> + {0x90034, 0x109},
> + {0x90035, 0x2},
> + {0x90036, 0x10},
> + {0x90037, 0x139},
> + {0x90038, 0xf},
> + {0x90039, 0x7c0},
> + {0x9003a, 0x139},
> + {0x9003b, 0x44},
> + {0x9003c, 0x630},
> + {0x9003d, 0x159},
> + {0x9003e, 0x14f},
> + {0x9003f, 0x630},
> + {0x90040, 0x159},
> + {0x90041, 0x47},
> + {0x90042, 0x630},
> + {0x90043, 0x149},
> + {0x90044, 0x4f},
> + {0x90045, 0x630},
> + {0x90046, 0x179},
> + {0x90047, 0x8},
> + {0x90048, 0xe0},
> + {0x90049, 0x109},
> + {0x9004a, 0x0},
> + {0x9004b, 0x7c8},
> + {0x9004c, 0x109},
> + {0x9004d, 0x0},
> + {0x9004e, 0x1},
> + {0x9004f, 0x8},
> + {0x90050, 0x0},
> + {0x90051, 0x45a},
> + {0x90052, 0x9},
> + {0x90053, 0x0},
> + {0x90054, 0x448},
> + {0x90055, 0x109},
> + {0x90056, 0x40},
> + {0x90057, 0x630},
> + {0x90058, 0x179},
> + {0x90059, 0x1},
> + {0x9005a, 0x618},
> + {0x9005b, 0x109},
> + {0x9005c, 0x40c0},
> + {0x9005d, 0x630},
> + {0x9005e, 0x149},
> + {0x9005f, 0x8},
> + {0x90060, 0x4},
> + {0x90061, 0x48},
> + {0x90062, 0x4040},
> + {0x90063, 0x630},
> + {0x90064, 0x149},
> + {0x90065, 0x0},
> + {0x90066, 0x4},
> + {0x90067, 0x48},
> + {0x90068, 0x40},
> + {0x90069, 0x630},
> + {0x9006a, 0x149},
> + {0x9006b, 0x10},
> + {0x9006c, 0x4},
> + {0x9006d, 0x18},
> + {0x9006e, 0x0},
> + {0x9006f, 0x4},
> + {0x90070, 0x78},
> + {0x90071, 0x549},
> + {0x90072, 0x630},
> + {0x90073, 0x159},
> + {0x90074, 0xd49},
> + {0x90075, 0x630},
> + {0x90076, 0x159},
> + {0x90077, 0x94a},
> + {0x90078, 0x630},
> + {0x90079, 0x159},
> + {0x9007a, 0x441},
> + {0x9007b, 0x630},
> + {0x9007c, 0x149},
> + {0x9007d, 0x42},
> + {0x9007e, 0x630},
> + {0x9007f, 0x149},
> + {0x90080, 0x1},
> + {0x90081, 0x630},
> + {0x90082, 0x149},
> + {0x90083, 0x0},
> + {0x90084, 0xe0},
> + {0x90085, 0x109},
> + {0x90086, 0xa},
> + {0x90087, 0x10},
> + {0x90088, 0x109},
> + {0x90089, 0x9},
> + {0x9008a, 0x3c0},
> + {0x9008b, 0x149},
> + {0x9008c, 0x9},
> + {0x9008d, 0x3c0},
> + {0x9008e, 0x159},
> + {0x9008f, 0x18},
> + {0x90090, 0x10},
> + {0x90091, 0x109},
> + {0x90092, 0x0},
> + {0x90093, 0x3c0},
> + {0x90094, 0x109},
> + {0x90095, 0x18},
> + {0x90096, 0x4},
> + {0x90097, 0x48},
> + {0x90098, 0x18},
> + {0x90099, 0x4},
> + {0x9009a, 0x58},
> + {0x9009b, 0xa},
> + {0x9009c, 0x10},
> + {0x9009d, 0x109},
> + {0x9009e, 0x2},
> + {0x9009f, 0x10},
> + {0x900a0, 0x109},
> + {0x900a1, 0x5},
> + {0x900a2, 0x7c0},
> + {0x900a3, 0x109},
> + {0x900a4, 0x10},
> + {0x900a5, 0x10},
> + {0x900a6, 0x109},
> + {0x40000, 0x811},
> + {0x40020, 0x880},
> + {0x40040, 0x0},
> + {0x40060, 0x0},
> + {0x40001, 0x4008},
> + {0x40021, 0x83},
> + {0x40041, 0x4f},
> + {0x40061, 0x0},
> + {0x40002, 0x4040},
> + {0x40022, 0x83},
> + {0x40042, 0x51},
> + {0x40062, 0x0},
> + {0x40003, 0x811},
> + {0x40023, 0x880},
> + {0x40043, 0x0},
> + {0x40063, 0x0},
> + {0x40004, 0x720},
> + {0x40024, 0xf},
> + {0x40044, 0x1740},
> + {0x40064, 0x0},
> + {0x40005, 0x16},
> + {0x40025, 0x83},
> + {0x40045, 0x4b},
> + {0x40065, 0x0},
> + {0x40006, 0x716},
> + {0x40026, 0xf},
> + {0x40046, 0x2001},
> + {0x40066, 0x0},
> + {0x40007, 0x716},
> + {0x40027, 0xf},
> + {0x40047, 0x2800},
> + {0x40067, 0x0},
> + {0x40008, 0x716},
> + {0x40028, 0xf},
> + {0x40048, 0xf00},
> + {0x40068, 0x0},
> + {0x40009, 0x720},
> + {0x40029, 0xf},
> + {0x40049, 0x1400},
> + {0x40069, 0x0},
> + {0x4000a, 0xe08},
> + {0x4002a, 0xc15},
> + {0x4004a, 0x0},
> + {0x4006a, 0x0},
> + {0x4000b, 0x623},
> + {0x4002b, 0x15},
> + {0x4004b, 0x0},
> + {0x4006b, 0x0},
> + {0x4000c, 0x4028},
> + {0x4002c, 0x80},
> + {0x4004c, 0x0},
> + {0x4006c, 0x0},
> + {0x4000d, 0xe08},
> + {0x4002d, 0xc1a},
> + {0x4004d, 0x0},
> + {0x4006d, 0x0},
> + {0x4000e, 0x623},
> + {0x4002e, 0x1a},
> + {0x4004e, 0x0},
> + {0x4006e, 0x0},
> + {0x4000f, 0x4040},
> + {0x4002f, 0x80},
> + {0x4004f, 0x0},
> + {0x4006f, 0x0},
> + {0x40010, 0x2604},
> + {0x40030, 0x15},
> + {0x40050, 0x0},
> + {0x40070, 0x0},
> + {0x40011, 0x708},
> + {0x40031, 0x5},
> + {0x40051, 0x0},
> + {0x40071, 0x2002},
> + {0x40012, 0x8},
> + {0x40032, 0x80},
> + {0x40052, 0x0},
> + {0x40072, 0x0},
> + {0x40013, 0x2604},
> + {0x40033, 0x1a},
> + {0x40053, 0x0},
> + {0x40073, 0x0},
> + {0x40014, 0x708},
> + {0x40034, 0xa},
> + {0x40054, 0x0},
> + {0x40074, 0x2002},
> + {0x40015, 0x4040},
> + {0x40035, 0x80},
> + {0x40055, 0x0},
> + {0x40075, 0x0},
> + {0x40016, 0x60a},
> + {0x40036, 0x15},
> + {0x40056, 0x1200},
> + {0x40076, 0x0},
> + {0x40017, 0x61a},
> + {0x40037, 0x15},
> + {0x40057, 0x1300},
> + {0x40077, 0x0},
> + {0x40018, 0x60a},
> + {0x40038, 0x1a},
> + {0x40058, 0x1200},
> + {0x40078, 0x0},
> + {0x40019, 0x642},
> + {0x40039, 0x1a},
> + {0x40059, 0x1300},
> + {0x40079, 0x0},
> + {0x4001a, 0x4808},
> + {0x4003a, 0x880},
> + {0x4005a, 0x0},
> + {0x4007a, 0x0},
> + {0x900a7, 0x0},
> + {0x900a8, 0x790},
> + {0x900a9, 0x11a},
> + {0x900aa, 0x8},
> + {0x900ab, 0x7aa},
> + {0x900ac, 0x2a},
> + {0x900ad, 0x10},
> + {0x900ae, 0x7b2},
> + {0x900af, 0x2a},
> + {0x900b0, 0x0},
> + {0x900b1, 0x7c8},
> + {0x900b2, 0x109},
> + {0x900b3, 0x10},
> + {0x900b4, 0x2a8},
> + {0x900b5, 0x129},
> + {0x900b6, 0x8},
> + {0x900b7, 0x370},
> + {0x900b8, 0x129},
> + {0x900b9, 0xa},
> + {0x900ba, 0x3c8},
> + {0x900bb, 0x1a9},
> + {0x900bc, 0xc},
> + {0x900bd, 0x408},
> + {0x900be, 0x199},
> + {0x900bf, 0x14},
> + {0x900c0, 0x790},
> + {0x900c1, 0x11a},
> + {0x900c2, 0x8},
> + {0x900c3, 0x4},
> + {0x900c4, 0x18},
> + {0x900c5, 0xe},
> + {0x900c6, 0x408},
> + {0x900c7, 0x199},
> + {0x900c8, 0x8},
> + {0x900c9, 0x8568},
> + {0x900ca, 0x108},
> + {0x900cb, 0x18},
> + {0x900cc, 0x790},
> + {0x900cd, 0x16a},
> + {0x900ce, 0x8},
> + {0x900cf, 0x1d8},
> + {0x900d0, 0x169},
> + {0x900d1, 0x10},
> + {0x900d2, 0x8558},
> + {0x900d3, 0x168},
> + {0x900d4, 0x70},
> + {0x900d5, 0x788},
> + {0x900d6, 0x16a},
> + {0x900d7, 0x1ff8},
> + {0x900d8, 0x85a8},
> + {0x900d9, 0x1e8},
> + {0x900da, 0x50},
> + {0x900db, 0x798},
> + {0x900dc, 0x16a},
> + {0x900dd, 0x60},
> + {0x900de, 0x7a0},
> + {0x900df, 0x16a},
> + {0x900e0, 0x8},
> + {0x900e1, 0x8310},
> + {0x900e2, 0x168},
> + {0x900e3, 0x8},
> + {0x900e4, 0xa310},
> + {0x900e5, 0x168},
> + {0x900e6, 0xa},
> + {0x900e7, 0x408},
> + {0x900e8, 0x169},
> + {0x900e9, 0x6e},
> + {0x900ea, 0x0},
> + {0x900eb, 0x68},
> + {0x900ec, 0x0},
> + {0x900ed, 0x408},
> + {0x900ee, 0x169},
> + {0x900ef, 0x0},
> + {0x900f0, 0x8310},
> + {0x900f1, 0x168},
> + {0x900f2, 0x0},
> + {0x900f3, 0xa310},
> + {0x900f4, 0x168},
> + {0x900f5, 0x1ff8},
> + {0x900f6, 0x85a8},
> + {0x900f7, 0x1e8},
> + {0x900f8, 0x68},
> + {0x900f9, 0x798},
> + {0x900fa, 0x16a},
> + {0x900fb, 0x78},
> + {0x900fc, 0x7a0},
> + {0x900fd, 0x16a},
> + {0x900fe, 0x68},
> + {0x900ff, 0x790},
> + {0x90100, 0x16a},
> + {0x90101, 0x8},
> + {0x90102, 0x8b10},
> + {0x90103, 0x168},
> + {0x90104, 0x8},
> + {0x90105, 0xab10},
> + {0x90106, 0x168},
> + {0x90107, 0xa},
> + {0x90108, 0x408},
> + {0x90109, 0x169},
> + {0x9010a, 0x58},
> + {0x9010b, 0x0},
> + {0x9010c, 0x68},
> + {0x9010d, 0x0},
> + {0x9010e, 0x408},
> + {0x9010f, 0x169},
> + {0x90110, 0x0},
> + {0x90111, 0x8b10},
> + {0x90112, 0x168},
> + {0x90113, 0x0},
> + {0x90114, 0xab10},
> + {0x90115, 0x168},
> + {0x90116, 0x0},
> + {0x90117, 0x1d8},
> + {0x90118, 0x169},
> + {0x90119, 0x80},
> + {0x9011a, 0x790},
> + {0x9011b, 0x16a},
> + {0x9011c, 0x18},
> + {0x9011d, 0x7aa},
> + {0x9011e, 0x6a},
> + {0x9011f, 0xa},
> + {0x90120, 0x0},
> + {0x90121, 0x1e9},
> + {0x90122, 0x8},
> + {0x90123, 0x8080},
> + {0x90124, 0x108},
> + {0x90125, 0xf},
> + {0x90126, 0x408},
> + {0x90127, 0x169},
> + {0x90128, 0xc},
> + {0x90129, 0x0},
> + {0x9012a, 0x68},
> + {0x9012b, 0x9},
> + {0x9012c, 0x0},
> + {0x9012d, 0x1a9},
> + {0x9012e, 0x0},
> + {0x9012f, 0x408},
> + {0x90130, 0x169},
> + {0x90131, 0x0},
> + {0x90132, 0x8080},
> + {0x90133, 0x108},
> + {0x90134, 0x8},
> + {0x90135, 0x7aa},
> + {0x90136, 0x6a},
> + {0x90137, 0x0},
> + {0x90138, 0x8568},
> + {0x90139, 0x108},
> + {0x9013a, 0xb7},
> + {0x9013b, 0x790},
> + {0x9013c, 0x16a},
> + {0x9013d, 0x1f},
> + {0x9013e, 0x0},
> + {0x9013f, 0x68},
> + {0x90140, 0x8},
> + {0x90141, 0x8558},
> + {0x90142, 0x168},
> + {0x90143, 0xf},
> + {0x90144, 0x408},
> + {0x90145, 0x169},
> + {0x90146, 0xc},
> + {0x90147, 0x0},
> + {0x90148, 0x68},
> + {0x90149, 0x0},
> + {0x9014a, 0x408},
> + {0x9014b, 0x169},
> + {0x9014c, 0x0},
> + {0x9014d, 0x8558},
> + {0x9014e, 0x168},
> + {0x9014f, 0x8},
> + {0x90150, 0x3c8},
> + {0x90151, 0x1a9},
> + {0x90152, 0x3},
> + {0x90153, 0x370},
> + {0x90154, 0x129},
> + {0x90155, 0x20},
> + {0x90156, 0x2aa},
> + {0x90157, 0x9},
> + {0x90158, 0x0},
> + {0x90159, 0x400},
> + {0x9015a, 0x10e},
> + {0x9015b, 0x8},
> + {0x9015c, 0xe8},
> + {0x9015d, 0x109},
> + {0x9015e, 0x0},
> + {0x9015f, 0x8140},
> + {0x90160, 0x10c},
> + {0x90161, 0x10},
> + {0x90162, 0x8138},
> + {0x90163, 0x10c},
> + {0x90164, 0x8},
> + {0x90165, 0x7c8},
> + {0x90166, 0x101},
> + {0x90167, 0x8},
> + {0x90168, 0x0},
> + {0x90169, 0x8},
> + {0x9016a, 0x8},
> + {0x9016b, 0x448},
> + {0x9016c, 0x109},
> + {0x9016d, 0xf},
> + {0x9016e, 0x7c0},
> + {0x9016f, 0x109},
> + {0x90170, 0x0},
> + {0x90171, 0xe8},
> + {0x90172, 0x109},
> + {0x90173, 0x47},
> + {0x90174, 0x630},
> + {0x90175, 0x109},
> + {0x90176, 0x8},
> + {0x90177, 0x618},
> + {0x90178, 0x109},
> + {0x90179, 0x8},
> + {0x9017a, 0xe0},
> + {0x9017b, 0x109},
> + {0x9017c, 0x0},
> + {0x9017d, 0x7c8},
> + {0x9017e, 0x109},
> + {0x9017f, 0x8},
> + {0x90180, 0x8140},
> + {0x90181, 0x10c},
> + {0x90182, 0x0},
> + {0x90183, 0x1},
> + {0x90184, 0x8},
> + {0x90185, 0x8},
> + {0x90186, 0x4},
> + {0x90187, 0x8},
> + {0x90188, 0x8},
> + {0x90189, 0x7c8},
> + {0x9018a, 0x101},
> + {0x90006, 0x0},
> + {0x90007, 0x0},
> + {0x90008, 0x8},
> + {0x90009, 0x0},
> + {0x9000a, 0x0},
> + {0x9000b, 0x0},
> + {0xd00e7, 0x400},
> + {0x90017, 0x0},
> + {0x9001f, 0x2a},
> + {0x90026, 0x6a},
> + {0x400d0, 0x0},
> + {0x400d1, 0x101},
> + {0x400d2, 0x105},
> + {0x400d3, 0x107},
> + {0x400d4, 0x10f},
> + {0x400d5, 0x202},
> + {0x400d6, 0x20a},
> + {0x400d7, 0x20b},
> + {0x2003a, 0x2},
> + {0x2000b, 0x34b},
> + {0x2000c, 0xbb},
> + {0x2000d, 0x753},
> + {0x2000e, 0x2c},
> + {0x12000b, 0x70},
> + {0x12000c, 0x19},
> + {0x12000d, 0xfa},
> + {0x12000e, 0x10},
> + {0x22000b, 0x1c},
> + {0x22000c, 0x6},
> + {0x22000d, 0x3e},
> + {0x22000e, 0x10},
> + {0x9000c, 0x0},
> + {0x9000d, 0x173},
> + {0x9000e, 0x60},
> + {0x9000f, 0x6110},
> + {0x90010, 0x2152},
> + {0x90011, 0xdfbd},
> + {0x90012, 0x60},
> + {0x90013, 0x6152},
> + {0x20010, 0x5a},
> + {0x20011, 0x3},
> + {0x120010, 0x5a},
> + {0x120011, 0x3},
> + {0x220010, 0x5a},
> + {0x220011, 0x3},
> + {0x40080, 0xe0},
> + {0x40081, 0x12},
> + {0x40082, 0xe0},
> + {0x40083, 0x12},
> + {0x40084, 0xe0},
> + {0x40085, 0x12},
> + {0x140080, 0xe0},
> + {0x140081, 0x12},
> + {0x140082, 0xe0},
> + {0x140083, 0x12},
> + {0x140084, 0xe0},
> + {0x140085, 0x12},
> + {0x240080, 0xe0},
> + {0x240081, 0x12},
> + {0x240082, 0xe0},
> + {0x240083, 0x12},
> + {0x240084, 0xe0},
> + {0x240085, 0x12},
> + {0x400fd, 0xf},
> + {0x10011, 0x1},
> + {0x10012, 0x1},
> + {0x10013, 0x180},
> + {0x10018, 0x1},
> + {0x10002, 0x6209},
> + {0x100b2, 0x1},
> + {0x101b4, 0x1},
> + {0x102b4, 0x1},
> + {0x103b4, 0x1},
> + {0x104b4, 0x1},
> + {0x105b4, 0x1},
> + {0x106b4, 0x1},
> + {0x107b4, 0x1},
> + {0x108b4, 0x1},
> + {0x11011, 0x1},
> + {0x11012, 0x1},
> + {0x11013, 0x180},
> + {0x11018, 0x1},
> + {0x11002, 0x6209},
> + {0x110b2, 0x1},
> + {0x111b4, 0x1},
> + {0x112b4, 0x1},
> + {0x113b4, 0x1},
> + {0x114b4, 0x1},
> + {0x115b4, 0x1},
> + {0x116b4, 0x1},
> + {0x117b4, 0x1},
> + {0x118b4, 0x1},
> + {0x12011, 0x1},
> + {0x12012, 0x1},
> + {0x12013, 0x180},
> + {0x12018, 0x1},
> + {0x12002, 0x6209},
> + {0x120b2, 0x1},
> + {0x121b4, 0x1},
> + {0x122b4, 0x1},
> + {0x123b4, 0x1},
> + {0x124b4, 0x1},
> + {0x125b4, 0x1},
> + {0x126b4, 0x1},
> + {0x127b4, 0x1},
> + {0x128b4, 0x1},
> + {0x13011, 0x1},
> + {0x13012, 0x1},
> + {0x13013, 0x180},
> + {0x13018, 0x1},
> + {0x13002, 0x6209},
> + {0x130b2, 0x1},
> + {0x131b4, 0x1},
> + {0x132b4, 0x1},
> + {0x133b4, 0x1},
> + {0x134b4, 0x1},
> + {0x135b4, 0x1},
> + {0x136b4, 0x1},
> + {0x137b4, 0x1},
> + {0x138b4, 0x1},
> + {0x2003a, 0x2},
> + {0xc0080, 0x2},
> + {0xd0000, 0x1 }
> +};
> +
> +static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
> + {
> + /* P0 3000mts 1D */
> + .drate = 3000,
> + .fw_type = FW_1D_IMAGE,
> + .fsp_cfg = ddr_fsp0_cfg,
> + .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
> + },
> + {
> + /* P1 400mts 1D */
> + .drate = 400,
> + .fw_type = FW_1D_IMAGE,
> + .fsp_cfg = ddr_fsp1_cfg,
> + .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
> + },
> + {
> + /* P2 100mts 1D */
> + .drate = 100,
> + .fw_type = FW_1D_IMAGE,
> + .fsp_cfg = ddr_fsp2_cfg,
> + .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
> + },
> + {
> + /* P0 3000mts 2D */
> + .drate = 3000,
> + .fw_type = FW_2D_IMAGE,
> + .fsp_cfg = ddr_fsp0_2d_cfg,
> + .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
> + },
> +};
> +
> +/* ddr timing config params */
> +struct dram_timing_info phyboard_polis_rdk_dram_timing = {
> + .ddrc_cfg = ddr_ddrc_cfg,
> + .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
> + .ddrphy_cfg = ddr_ddrphy_cfg,
> + .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
> + .fsp_msg = ddr_dram_fsp_msg,
> + .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
> + .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
> + .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
> + .ddrphy_pie = ddr_phy_pie,
> + .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
> + .fsp_table = { 3000, 400, 100,},
> +};
> diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
> index 98f4c4e0194b..c55fa774d11d 100644
> --- a/arch/arm/dts/Makefile
> +++ b/arch/arm/dts/Makefile
> @@ -80,6 +80,7 @@ lwl-$(CONFIG_MACH_PHYTEC_SOM_IMX6) += imx6q-phytec-phycard.dtb.o \
> imx6ull-phytec-phycore-som-emmc.dtb.o
> lwl-$(CONFIG_MACH_PHYTEC_PHYCORE_IMX7) += imx7d-phyboard-zeta.dtb.o
> lwl-$(CONFIG_MACH_PHYTEC_PHYCORE_STM32MP1) += stm32mp157c-phycore-stm32mp1-3.dtb.o
> +lwl-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += imx8mm-phyboard-polis-rdk.dtb.o
> lwl-$(CONFIG_MACH_PHYTEC_SOM_IMX8MQ) += imx8mq-phytec-phycore-som.dtb.o
> lwl-$(CONFIG_MACH_PINE64_QUARTZ64) += rk3566-quartz64-a.dtb.o
> lwl-$(CONFIG_MACH_PLATHOME_OPENBLOCKS_AX3) += armada-xp-openblocks-ax3-4-bb.dtb.o
> diff --git a/arch/arm/dts/imx8mm-phyboard-polis-rdk.dts b/arch/arm/dts/imx8mm-phyboard-polis-rdk.dts
> new file mode 100644
> index 000000000000..182051f39fc2
> --- /dev/null
> +++ b/arch/arm/dts/imx8mm-phyboard-polis-rdk.dts
> @@ -0,0 +1,60 @@
> +// SPDX-License-Identifier: (GPL-2.0 OR MIT)
> +
> +/dts-v1/;
> +
> +#include <arm64/freescale/imx8mm-phyboard-polis-rdk.dts>
> +
> +/ {
> + chosen {
> + environment-sd {
> + compatible = "barebox,environment";
> + device-path = &env_sd2;
> + status = "disabled";
> + };
> + environment-emmc {
> + compatible = "barebox,environment";
> + device-path = &env_emmc;
> + status = "disabled";
> + };
> + };
> +};
> +
> +&ocotp {
> + barebox,provide-mac-address = <&fec1 0x640>;
> +};
This should not be needed, because there are NVMEM cells in the
device tree. Can you verify?
> +
> +&usdhc2 {
> + partitions {
> + compatible = "fixed-partitions";
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + partition@0 {
> + label = "barebox";
> + reg = <0x0 0x0 0x0 0x100000>;
> + };
> +
> + env_sd2: partition@100000 {
> + label = "barebox-environment";
> + reg = <0x0 0x100000 0x0 0x100000>;
> + };
> + };
> +};
> +
> +&usdhc3 {
> + partitions {
> + compatible = "fixed-partitions";
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + partition@0 {
> + label = "barebox";
> + reg = <0x0 0x0 0x0 0x100000>;
> + };
> +
> + env_emmc: partition@100000 {
> + label = "barebox-environment";
> + reg = <0x0 0x100000 0x0 0x100000>;
> + };
> + };
> +};
> diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig
> index 4c93c1244a6a..d98597c93750 100644
> --- a/arch/arm/mach-imx/Kconfig
> +++ b/arch/arm/mach-imx/Kconfig
> @@ -653,6 +653,54 @@ config MACH_NXP_IMX8MQ_EVK
> select ARM_SMCCC
> select MCI_IMX_ESDHC_PBL
>
> +menuconfig MACH_PHYTEC_SOM_IMX8MM
> + bool "Phytec i.MX8MM SOM"
> + select ARCH_IMX8MM
> + depends on HAVE_FIRMWARE_IMX_LPDDR4_PMU_TRAIN
> + depends on HAVE_FIRMWARE_IMX8MM_ATF
> + select FIRMWARE_IMX_LPDDR4_PMU_TRAIN
> + select FIRMWARE_IMX8MM_ATF
> + select ARM_SMCCC
> + select MCI_IMX_ESDHC_PBL
> + select IMX8M_DRAM
> + select I2C_IMX_EARLY
> + select USB_GADGET_DRIVER_ARC_PBL
> + select BOARD_PHYTEC_SOM_IMX8M_DETECTION if !MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_FIX
> + imply AT803X_PHY
Do you have this PHY?
> +
> +if MACH_PHYTEC_SOM_IMX8MM
> +
> +config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_FIX
> + bool "fixed RAM size"
> + help
> + The RAM size can automatically be detected with the help of
> + the EEPROM introspection data. Set RAM size to a fix value
> + instead.
I'd suggest you just drop this.
> +
> +choice
> + prompt "RAM size"
> + depends on MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_FIX
> + default MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_2GB
and disband the choice and turn it into independent
bool options.
> +
> +config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_1GB
> + bool "1GB RAM"
> + help
> + Set RAM size fix to 1GB for Phytec i.MX8MM SOM.
> +
> +config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_2GB
> + bool "2GB RAM"
> + help
> + Set RAM size fix to 2GB for Phytec i.MX8MM SOM.
> +
> +config MACH_PHYTEC_SOM_IMX8MM_RAM_SIZE_4GB
> + bool "4GB RAM"
> + help
> + Set RAM size fix to 4GB for Phytec i.MX8MM SOM.
> +
> +endchoice
> +
> +endif
> +
> config MACH_PHYTEC_SOM_IMX8MQ
> bool "Phytec i.MX8M SOM"
> select ARCH_IMX8MQ
> diff --git a/images/Makefile.imx b/images/Makefile.imx
> index 9e70ba50a162..6aefc49097c7 100644
> --- a/images/Makefile.imx
> +++ b/images/Makefile.imx
> @@ -436,6 +436,11 @@ CFG_start_nxp_imx8mm_evk.pblb.imximg = $(board)/nxp-imx8mm-evk/flash-header-imx8
> FILE_barebox-nxp-imx8mm-evk.img = start_nxp_imx8mm_evk.pblb.pimximg
> image-$(CONFIG_MACH_NXP_IMX8MM_EVK) += barebox-nxp-imx8mm-evk.img
>
> +pblb-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += start_phyboard_polis_rdk
> +CFG_start_phyboard_polis_rdk.pblb.imximg = $(board)/phytec-som-imx8mm/flash-header-imx8mm-phyboard-polis-rdk.imxcfg
> +FILE_barebox-phyboard-polis-rdk.img = start_phyboard_polis_rdk.pblb.pimximg
> +image-$(CONFIG_MACH_PHYTEC_SOM_IMX8MM) += barebox-phyboard-polis-rdk.img
Then add 3 more images here one for each fixed ram size and encode the ram
size into the image name. You'll need a separate entry point for each
board, but they can just call a common entry function with different
arguments.
Cheers,
Ahmad
> +
> pblb-$(CONFIG_MACH_PROTONIC_IMX8M) += start_prt_prt8mm
> CFG_start_prt_prt8mm.pblb.imximg = $(board)/protonic-imx8m/flash-header-prt8mm.imxcfg
> FILE_barebox-prt-prt8mm.img = start_prt_prt8mm.pblb.pimximg
>
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2023-06-06 15:07 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-06-06 14:53 [PATCH v2 0/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 1/3] i2c: add <pbl/eeprom.h> for PBL use Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 2/3] common: board: phytec: import SoM detection for imx8m based SoM from u-boot Marc Kleine-Budde
2023-06-06 14:53 ` [PATCH v2 3/3] ARM: i.MX8MM: add Phytec i.MX8 SoM support Marc Kleine-Budde
2023-06-06 15:05 ` Ahmad Fatoum
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox