[PATCH 00/20] ARM: K3: Add R5 boot support

mail archive of the barebox mailing list
 help / color / mirror / Atom feed

* [PATCH 00/20] ARM: K3: Add R5 boot support
@ 2024-11-29 11:44 Sascha Hauer
  2024-11-29 11:44 ` [PATCH 01/20] ARM: add ARMv7R MPU support Sascha Hauer
                   ` (19 more replies)
  0 siblings, 20 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

So far we only supported the TI K3 SoCs booting 2nd stage after U-Boot.
This series adds full boot support for K3 SoCs, or more specifically,
the AM625 SoC.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
Sascha Hauer (20):
      ARM: add ARMv7R MPU support
      lib/rationale: compile for pbl
      DDR: Add k3 DDR driver
      ARM: move ARM_CPU_PART_* defines to header
      nommu_v7_vectors_init: disable for r5
      clocksource: timer-ti-dm: add support for K3 SoCs
      ARM: K3: mount /boot even with env handling disabled
      clk: add K3 clk driver
      pmdomain: add K3 driver
      rproc: add K3 arm64 rproc driver
      ARM: k3: add k3_debug_ll_init()
      ARM: K3: use debug_ll code for regular PBL console
      elf: use iomem regions as fallback when loading to non-sdram memory
      rproc: add K3 system_controller
      firmware: ti_sci: add function to get global handle
      ARM: k3: Add initial r5 support
      ARM: k3: Add k3img tool
      ARM: beagleplay: add binary files
      ARM: beagleplay: add Cortex-R5 boot support
      Documentation: add build documentation for TI K3 SoCs

 Documentation/boards/ti-k3.rst                     |   79 +
 arch/arm/Kconfig                                   |    2 -
 arch/arm/boards/beagleplay/Makefile                |    4 +-
 arch/arm/boards/beagleplay/combined-dm-cfg.bin     |  Bin 0 -> 1346 bytes
 arch/arm/boards/beagleplay/combined-sysfw-cfg.bin  |  Bin 0 -> 1740 bytes
 arch/arm/boards/beagleplay/ddr.c                   |  567 ++
 arch/arm/boards/beagleplay/ddr.h                   |    6 +
 arch/arm/boards/beagleplay/entry-r5.S              |   18 +
 arch/arm/boards/beagleplay/lowlevel.c              |   39 +
 arch/arm/cpu/Kconfig                               |    7 +
 arch/arm/cpu/Makefile                              |    3 +-
 arch/arm/cpu/armv7r-mpu.c                          |  117 +
 arch/arm/cpu/cpu.c                                 |    3 +
 arch/arm/cpu/cpuinfo.c                             |   11 +-
 arch/arm/cpu/no-mmu.c                              |   20 +
 arch/arm/cpu/uncompress.c                          |    2 +
 arch/arm/dts/Makefile                              |    2 +-
 arch/arm/dts/k3-am625-r5-beagleplay.dts            |    4 +
 arch/arm/dts/k3-am625-r5.dtsi                      |  103 +
 arch/arm/include/asm/armv7r-mpu.h                  |  134 +
 arch/arm/include/asm/cputype.h                     |   11 +
 arch/arm/mach-k3/Kconfig                           |   21 +
 arch/arm/mach-k3/Makefile                          |    1 +
 arch/arm/mach-k3/common.c                          |   15 +-
 arch/arm/mach-k3/r5.c                              |  270 +
 arch/arm/mach-k3/ti-degenerate-key.pem             |   10 +
 common/elf.c                                       |   14 +-
 drivers/clk/Makefile                               |    1 +
 drivers/clk/k3/Makefile                            |    2 +
 drivers/clk/k3/am625.c                             |  475 ++
 drivers/clk/k3/pll.c                               |  375 ++
 drivers/clk/k3/ti-k3-clk.h                         |    8 +
 drivers/clocksource/timer-ti-dm.c                  |   53 +-
 drivers/ddr/Kconfig                                |    1 +
 drivers/ddr/Makefile                               |    1 +
 drivers/ddr/k3/Kconfig                             |    2 +
 drivers/ddr/k3/Makefile                            |    1 +
 .../ddr/k3/am64/lpddr4_address_slice_0_macros.h    |  624 ++
 .../ddr/k3/am64/lpddr4_address_slice_1_macros.h    |  624 ++
 .../ddr/k3/am64/lpddr4_address_slice_2_macros.h    |  624 ++
 .../ddr/k3/am64/lpddr4_am64_ctl_regs_rw_masks.h    |   21 +
 drivers/ddr/k3/am64/lpddr4_am64_if.h               |  103 +
 drivers/ddr/k3/am64/lpddr4_am64_obj_if.h           |   14 +
 drivers/ddr/k3/am64/lpddr4_am64_structs_if.h       |   15 +
 drivers/ddr/k3/am64/lpddr4_ctl_regs.h              | 1306 ++++
 drivers/ddr/k3/am64/lpddr4_data_slice_0_macros.h   | 2036 +++++++
 drivers/ddr/k3/am64/lpddr4_data_slice_1_macros.h   | 2036 +++++++
 drivers/ddr/k3/am64/lpddr4_ddr_controller_macros.h | 6436 ++++++++++++++++++++
 drivers/ddr/k3/am64/lpddr4_phy_core_macros.h       | 1838 ++++++
 drivers/ddr/k3/am64/lpddr4_pi_macros.h             | 5784 ++++++++++++++++++
 drivers/ddr/k3/cps_drv_lpddr4.h                    |  102 +
 drivers/ddr/k3/k3-ddrss.c                          |  437 ++
 drivers/ddr/k3/lpddr4.c                            | 1069 ++++
 drivers/ddr/k3/lpddr4.h                            |   69 +
 drivers/ddr/k3/lpddr4_am64_ctl_regs_rw_masks.c     | 1309 ++++
 drivers/ddr/k3/lpddr4_am6x.c                       |  398 ++
 drivers/ddr/k3/lpddr4_am6x.h                       |   41 +
 drivers/ddr/k3/lpddr4_am6x_sanity.h                |  253 +
 drivers/ddr/k3/lpddr4_if.h                         |  142 +
 drivers/ddr/k3/lpddr4_obj_if.c                     |   52 +
 drivers/ddr/k3/lpddr4_obj_if.h                     |   88 +
 drivers/ddr/k3/lpddr4_sanity.h                     |  439 ++
 drivers/ddr/k3/lpddr4_structs_if.h                 |   52 +
 drivers/firmware/ti_sci.c                          |   59 +-
 drivers/pmdomain/ti/Kconfig                        |    4 +
 drivers/pmdomain/ti/Makefile                       |    1 +
 drivers/pmdomain/ti/ti-k3.c                        |  479 ++
 drivers/remoteproc/Kconfig                         |    6 +
 drivers/remoteproc/Makefile                        |    2 +
 drivers/remoteproc/ti_k3_arm64_rproc.c             |  226 +
 drivers/remoteproc/ti_k3_system_controller.c       |  214 +
 drivers/remoteproc/ti_sci_proc.h                   |  149 +
 images/Makefile.k3                                 |   24 +
 include/mach/k3/debug_ll.h                         |   32 +-
 include/mach/k3/r5.h                               |    9 +
 include/soc/k3/clk.h                               |    7 +
 include/soc/k3/ddr.h                               |   22 +
 include/soc/ti/ti_sci_protocol.h                   |    7 -
 lib/math/Makefile                                  |    2 +-
 scripts/k3img                                      |  160 +
 80 files changed, 29609 insertions(+), 88 deletions(-)
---
base-commit: 281c4cbf1235cfa2524325ac004e5ae951992a02
change-id: 20241129-k3-r5-0da3e97beaf9

Best regards,
-- 
Sascha Hauer <s.hauer@pengutronix.de>




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 01/20] ARM: add ARMv7R MPU support
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 02/20] lib/rationale: compile for pbl Sascha Hauer
                   ` (18 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

This adds MPU (memory protection unit) support for ARMv7R cores.
Code is based on U-Boot-2025.01-rc1.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/cpu/Kconfig              |   7 ++
 arch/arm/cpu/Makefile             |   3 +-
 arch/arm/cpu/armv7r-mpu.c         | 117 +++++++++++++++++++++++++++++++++
 arch/arm/cpu/cpu.c                |   3 +
 arch/arm/cpu/uncompress.c         |   2 +
 arch/arm/include/asm/armv7r-mpu.h | 134 ++++++++++++++++++++++++++++++++++++++
 6 files changed, 265 insertions(+), 1 deletion(-)

diff --git a/arch/arm/cpu/Kconfig b/arch/arm/cpu/Kconfig
index 6563394a7a..737586b826 100644
--- a/arch/arm/cpu/Kconfig
+++ b/arch/arm/cpu/Kconfig
@@ -156,3 +156,10 @@ config CACHE_L2X0
 	bool "Enable L2x0 PrimeCell"
 	depends on MMU && ARCH_HAS_L2X0
 
+config ARMV7R_MPU
+	bool
+	depends on CPU_V7
+	help
+	  Some ARM systems without an MMU have instead a Memory Protection
+	  Unit (MPU) that defines the type and permissions for regions of
+	  memory.
diff --git a/arch/arm/cpu/Makefile b/arch/arm/cpu/Makefile
index 999cc375da..1769249645 100644
--- a/arch/arm/cpu/Makefile
+++ b/arch/arm/cpu/Makefile
@@ -1,6 +1,6 @@
 # SPDX-License-Identifier: GPL-2.0-only
 
-obj-y += cpu.o
+obj-pbl-y += cpu.o
 
 obj-$(CONFIG_ARM_EXCEPTIONS) += exceptions_$(S64_32).o interrupts_$(S64_32).o
 obj-$(CONFIG_MMU) += mmu-common.o
@@ -62,3 +62,4 @@ pbl-$(CONFIG_ARM_ATF) += atf.o
 
 obj-pbl-y += common.o sections.o
 KASAN_SANITIZE_common.o := n
+obj-pbl-$(CONFIG_ARMV7R_MPU) += armv7r-mpu.o
diff --git a/arch/arm/cpu/armv7r-mpu.c b/arch/arm/cpu/armv7r-mpu.c
new file mode 100644
index 0000000000..e28a7b3c5e
--- /dev/null
+++ b/arch/arm/cpu/armv7r-mpu.c
@@ -0,0 +1,117 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Cortex-R Memory Protection Unit specific code
+ *
+ * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com/
+ *	Lokesh Vutla <lokeshvutla@ti.com>
+ */
+
+#include <asm/armv7r-mpu.h>
+#include <asm/system.h>
+#include <cache.h>
+#include <asm/cache.h>
+
+/* MPU Type register definitions */
+#define MPUIR_S_SHIFT		0
+#define MPUIR_S_MASK		BIT(MPUIR_S_SHIFT)
+#define MPUIR_DREGION_SHIFT	8
+#define MPUIR_DREGION_MASK	(0xff << 8)
+
+/**
+ * Note:
+ * The Memory Protection Unit(MPU) allows to partition memory into regions
+ * and set individual protection attributes for each region. In absence
+ * of MPU a default map[1] will take effect. make sure to run this code
+ * from a region which has execution permissions by default.
+ * [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0460d/I1002400.html
+ */
+
+void armv7r_mpu_disable(void)
+{
+	u32 reg;
+
+	reg = get_cr();
+	reg &= ~CR_M;
+	dsb();
+	set_cr(reg);
+	isb();
+}
+
+void armv7r_mpu_enable(void)
+{
+	u32 reg;
+
+	reg = get_cr();
+	reg |= CR_M;
+	dsb();
+	set_cr(reg);
+	isb();
+}
+
+int armv7r_mpu_enabled(void)
+{
+	return get_cr() & CR_M;
+}
+
+void armv7r_mpu_config(struct mpu_region_config *rgn)
+{
+	u32 attr, val;
+
+	attr = get_attr_encoding(rgn->mr_attr);
+
+	/* MPU Region Number Register */
+	asm volatile ("mcr p15, 0, %0, c6, c2, 0" : : "r" (rgn->region_no));
+
+	/* MPU Region Base Address Register */
+	asm volatile ("mcr p15, 0, %0, c6, c1, 0" : : "r" (rgn->start_addr));
+
+	/* MPU Region Size and Enable Register */
+	if (rgn->reg_size)
+		val = (rgn->reg_size << REGION_SIZE_SHIFT) | ENABLE_REGION;
+	else
+		val = DISABLE_REGION;
+	asm volatile ("mcr p15, 0, %0, c6, c1, 2" : : "r" (val));
+
+	/* MPU Region Access Control Register */
+	val = rgn->xn << XN_SHIFT | rgn->ap << AP_SHIFT | attr;
+	asm volatile ("mcr p15, 0, %0, c6, c1, 4" : : "r" (val));
+}
+
+void armv7r_mpu_setup_regions(struct mpu_region_config *rgns, u32 num_rgns)
+{
+	u32 num, i;
+
+	asm volatile ("mrc p15, 0, %0, c0, c0, 4" : "=r" (num));
+	num = (num & MPUIR_DREGION_MASK) >> MPUIR_DREGION_SHIFT;
+	/* Regions to be configured cannot be greater than available regions */
+	if (num < num_rgns)
+		num_rgns = num;
+	/**
+	 * Assuming dcache might not be enabled at this point, disabling
+	 * and invalidating only icache.
+	 */
+	icache_disable();
+	icache_invalidate();
+
+	armv7r_mpu_disable();
+
+	for (i = 0; i < num_rgns; i++)
+		armv7r_mpu_config(&rgns[i]);
+
+	armv7r_mpu_enable();
+
+	icache_enable();
+}
+
+#if 0
+void enable_caches(void)
+{
+	/*
+	 * setup_mpu_regions() might have enabled Icache. So add a check
+	 * before enabling Icache
+	 */
+	if (!icache_status())
+		icache_enable();
+	dcache_enable();
+}
+#endif
diff --git a/arch/arm/cpu/cpu.c b/arch/arm/cpu/cpu.c
index b00e9e51e5..800d6b3cab 100644
--- a/arch/arm/cpu/cpu.c
+++ b/arch/arm/cpu/cpu.c
@@ -52,6 +52,8 @@ int icache_status(void)
 	return (get_cr () & CR_I) != 0;
 }
 
+#ifndef __PBL__
+
 /*
  * SoC like the ux500 have the l2x0 always enable
  * with or without MMU enable
@@ -108,3 +110,4 @@ static int arm_request_stack(void)
 	return 0;
 }
 coredevice_initcall(arm_request_stack);
+#endif
diff --git a/arch/arm/cpu/uncompress.c b/arch/arm/cpu/uncompress.c
index ac1462b7b1..4657a4828e 100644
--- a/arch/arm/cpu/uncompress.c
+++ b/arch/arm/cpu/uncompress.c
@@ -65,6 +65,8 @@ void __noreturn barebox_pbl_start(unsigned long membase, unsigned long memsize,
 
 	if (IS_ENABLED(CONFIG_MMU))
 		mmu_early_enable(membase, memsize);
+	else if (IS_ENABLED(CONFIG_ARMV7R_MPU))
+		set_cr(get_cr() | CR_C);
 
 	/* Add handoff data now, so arm_mem_barebox_image takes it into account */
 	if (boarddata)
diff --git a/arch/arm/include/asm/armv7r-mpu.h b/arch/arm/include/asm/armv7r-mpu.h
new file mode 100644
index 0000000000..1bbaeed66c
--- /dev/null
+++ b/arch/arm/include/asm/armv7r-mpu.h
@@ -0,0 +1,134 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
+ * Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
+ */
+
+#ifndef _ASM_ARMV7_MPU_H
+#define _ASM_ARMV7_MPU_H
+
+#ifndef __ASSEMBLY__
+#include <linux/bitops.h>
+#endif
+
+#ifdef CONFIG_CPU_V7M
+#define AP_SHIFT			24
+#define XN_SHIFT			28
+#define TEX_SHIFT			19
+#define S_SHIFT				18
+#define C_SHIFT				17
+#define B_SHIFT				16
+#else /* CONFIG_CPU_V7R */
+#define XN_SHIFT			12
+#define AP_SHIFT			8
+#define TEX_SHIFT			3
+#define S_SHIFT				2
+#define C_SHIFT				1
+#define B_SHIFT				0
+#endif /* CONFIG_CPU_V7R */
+
+#define CACHEABLE			BIT(C_SHIFT)
+#define BUFFERABLE			BIT(B_SHIFT)
+#define SHAREABLE			BIT(S_SHIFT)
+#define REGION_SIZE_SHIFT		1
+#define ENABLE_REGION			BIT(0)
+#define DISABLE_REGION			0
+
+enum region_number {
+	REGION_0 = 0,
+	REGION_1,
+	REGION_2,
+	REGION_3,
+	REGION_4,
+	REGION_5,
+	REGION_6,
+	REGION_7,
+};
+
+enum ap {
+	NO_ACCESS = 0,
+	PRIV_RW_USR_NO,
+	PRIV_RW_USR_RO,
+	PRIV_RW_USR_RW,
+	UNPREDICTABLE,
+	PRIV_RO_USR_NO,
+	PRIV_RO_USR_RO,
+};
+
+enum mr_attr {
+	STRONG_ORDER = 0,
+	SHARED_WRITE_BUFFERED,
+	O_I_WT_NO_WR_ALLOC,
+	O_I_WB_NO_WR_ALLOC,
+	O_I_NON_CACHEABLE,
+	O_I_WB_RD_WR_ALLOC,
+	DEVICE_NON_SHARED,
+};
+enum size {
+	REGION_8MB = 22,
+	REGION_16MB,
+	REGION_32MB,
+	REGION_64MB,
+	REGION_128MB,
+	REGION_256MB,
+	REGION_512MB,
+	REGION_1GB,
+	REGION_2GB,
+	REGION_4GB,
+};
+
+enum xn {
+	XN_DIS = 0,
+	XN_EN,
+};
+
+struct mpu_region_config {
+	uint32_t start_addr;
+	enum region_number region_no;
+	enum xn xn;
+	enum ap ap;
+	enum mr_attr mr_attr;
+	enum size reg_size;
+};
+
+void armv7r_mpu_disable(void);
+void armv7r_mpu_enable(void);
+int armv7r_mpu_enabled(void);
+void armv7r_mpu_config(struct mpu_region_config *rgn);
+void armv7r_mpu_setup_regions(struct mpu_region_config *rgns, u32 num_rgns);
+
+static inline u32 get_attr_encoding(u32 mr_attr)
+{
+	u32 attr;
+
+	switch (mr_attr) {
+	case STRONG_ORDER:
+		attr = SHAREABLE;
+		break;
+	case SHARED_WRITE_BUFFERED:
+		attr = BUFFERABLE;
+		break;
+	case O_I_WT_NO_WR_ALLOC:
+		attr = CACHEABLE;
+		break;
+	case O_I_WB_NO_WR_ALLOC:
+		attr = CACHEABLE | BUFFERABLE;
+		break;
+	case O_I_NON_CACHEABLE:
+		attr = 1 << TEX_SHIFT;
+		break;
+	case O_I_WB_RD_WR_ALLOC:
+		attr = (1 << TEX_SHIFT) | CACHEABLE | BUFFERABLE;
+		break;
+	case DEVICE_NON_SHARED:
+		attr = (2 << TEX_SHIFT) | BUFFERABLE;
+		break;
+	default:
+		attr = 0; /* strongly ordered */
+		break;
+	};
+
+	return attr;
+}
+
+#endif /* _ASM_ARMV7_MPU_H */

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 02/20] lib/rationale: compile for pbl
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
  2024-11-29 11:44 ` [PATCH 01/20] ARM: add ARMv7R MPU support Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 03/20] DDR: Add k3 DDR driver Sascha Hauer
                   ` (17 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Upcoming K3 PLL support needs rational_best_approximation() in PBL, so
enable it for PBL.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 lib/math/Makefile | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/lib/math/Makefile b/lib/math/Makefile
index 197f92a097..3a31567c58 100644
--- a/lib/math/Makefile
+++ b/lib/math/Makefile
@@ -2,6 +2,6 @@
 
 obj-y += div64.o
 pbl-y += div64.o
-obj-y += rational.o
+obj-pbl-y += rational.o
 obj-y += int_pow.o
 obj-y += int_sqrt.o

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 03/20] DDR: Add k3 DDR driver
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
  2024-11-29 11:44 ` [PATCH 01/20] ARM: add ARMv7R MPU support Sascha Hauer
  2024-11-29 11:44 ` [PATCH 02/20] lib/rationale: compile for pbl Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 04/20] ARM: move ARM_CPU_PART_* defines to header Sascha Hauer
                   ` (16 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

This adds support for the DDR controller found on AM625 SoCs. The code
is based on the corresponding U-Boot-2025.01-rc1 driver. The U-Boot
driver has support for other K3 SoCs as well, this has been removed for
now and can be added later if needed.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/ddr/Kconfig                                |    1 +
 drivers/ddr/Makefile                               |    1 +
 drivers/ddr/k3/Kconfig                             |    2 +
 drivers/ddr/k3/Makefile                            |    1 +
 .../ddr/k3/am64/lpddr4_address_slice_0_macros.h    |  624 ++
 .../ddr/k3/am64/lpddr4_address_slice_1_macros.h    |  624 ++
 .../ddr/k3/am64/lpddr4_address_slice_2_macros.h    |  624 ++
 .../ddr/k3/am64/lpddr4_am64_ctl_regs_rw_masks.h    |   21 +
 drivers/ddr/k3/am64/lpddr4_am64_if.h               |  103 +
 drivers/ddr/k3/am64/lpddr4_am64_obj_if.h           |   14 +
 drivers/ddr/k3/am64/lpddr4_am64_structs_if.h       |   15 +
 drivers/ddr/k3/am64/lpddr4_ctl_regs.h              | 1306 ++++
 drivers/ddr/k3/am64/lpddr4_data_slice_0_macros.h   | 2036 +++++++
 drivers/ddr/k3/am64/lpddr4_data_slice_1_macros.h   | 2036 +++++++
 drivers/ddr/k3/am64/lpddr4_ddr_controller_macros.h | 6436 ++++++++++++++++++++
 drivers/ddr/k3/am64/lpddr4_phy_core_macros.h       | 1838 ++++++
 drivers/ddr/k3/am64/lpddr4_pi_macros.h             | 5784 ++++++++++++++++++
 drivers/ddr/k3/cps_drv_lpddr4.h                    |  102 +
 drivers/ddr/k3/k3-ddrss.c                          |  437 ++
 drivers/ddr/k3/lpddr4.c                            | 1069 ++++
 drivers/ddr/k3/lpddr4.h                            |   69 +
 drivers/ddr/k3/lpddr4_am64_ctl_regs_rw_masks.c     | 1309 ++++
 drivers/ddr/k3/lpddr4_am6x.c                       |  398 ++
 drivers/ddr/k3/lpddr4_am6x.h                       |   41 +
 drivers/ddr/k3/lpddr4_am6x_sanity.h                |  253 +
 drivers/ddr/k3/lpddr4_if.h                         |  142 +
 drivers/ddr/k3/lpddr4_obj_if.c                     |   52 +
 drivers/ddr/k3/lpddr4_obj_if.h                     |   88 +
 drivers/ddr/k3/lpddr4_sanity.h                     |  439 ++
 drivers/ddr/k3/lpddr4_structs_if.h                 |   52 +
 include/soc/k3/ddr.h                               |   22 +
 31 files changed, 25939 insertions(+)

diff --git a/drivers/ddr/Kconfig b/drivers/ddr/Kconfig
index 0b0d7a8893..51732da878 100644
--- a/drivers/ddr/Kconfig
+++ b/drivers/ddr/Kconfig
@@ -1,3 +1,4 @@
 # SPDX-License-Identifier: GPL-2.0-only
 source "drivers/ddr/fsl/Kconfig"
 source "drivers/ddr/imx/Kconfig"
+source "drivers/ddr/k3/Kconfig"
diff --git a/drivers/ddr/Makefile b/drivers/ddr/Makefile
index e5d7bd14db..b6497c56ec 100644
--- a/drivers/ddr/Makefile
+++ b/drivers/ddr/Makefile
@@ -1,3 +1,4 @@
 # SPDX-License-Identifier: GPL-2.0-only
 obj-$(CONFIG_DDR_FSL) += fsl/
 obj-$(CONFIG_IMX_DRAM) += imx/
+obj-y += k3/
diff --git a/drivers/ddr/k3/Kconfig b/drivers/ddr/k3/Kconfig
new file mode 100644
index 0000000000..7502e07d95
--- /dev/null
+++ b/drivers/ddr/k3/Kconfig
@@ -0,0 +1,2 @@
+config K3_DDRSS
+	bool
diff --git a/drivers/ddr/k3/Makefile b/drivers/ddr/k3/Makefile
new file mode 100644
index 0000000000..85ad96507e
--- /dev/null
+++ b/drivers/ddr/k3/Makefile
@@ -0,0 +1 @@
+pbl-$(CONFIG_K3_DDRSS) += k3-ddrss.o lpddr4_obj_if.o lpddr4.o lpddr4_am6x.o lpddr4_am64_ctl_regs_rw_masks.o
diff --git a/drivers/ddr/k3/am64/lpddr4_address_slice_0_macros.h b/drivers/ddr/k3/am64/lpddr4_address_slice_0_macros.h
new file mode 100644
index 0000000000..e233c5b1a3
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_address_slice_0_macros.h
@@ -0,0 +1,624 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_ADDRESS_SLICE_0_MACROS_H_
+#define REG_LPDDR4_ADDRESS_SLICE_0_MACROS_H_
+
+#define LPDDR4__DENALI_PHY_512_READ_MASK                             0x000107FFU
+#define LPDDR4__DENALI_PHY_512_WRITE_MASK                            0x000107FFU
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0_WIDTH    11U
+#define LPDDR4__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0__REG DENALI_PHY_512
+#define LPDDR4__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_BYPASS_OVERRIDE_0_MASK   0x00010000U
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_BYPASS_OVERRIDE_0_SHIFT          16U
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_BYPASS_OVERRIDE_0_WIDTH           1U
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_BYPASS_OVERRIDE_0_WOCLR           0U
+#define LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_BYPASS_OVERRIDE_0_WOSET           0U
+#define LPDDR4__PHY_ADR_CLK_BYPASS_OVERRIDE_0__REG DENALI_PHY_512
+#define LPDDR4__PHY_ADR_CLK_BYPASS_OVERRIDE_0__FLD LPDDR4__DENALI_PHY_512__PHY_ADR_CLK_BYPASS_OVERRIDE_0
+
+#define LPDDR4__DENALI_PHY_512__SC_PHY_ADR_MANUAL_CLEAR_0_MASK       0x07000000U
+#define LPDDR4__DENALI_PHY_512__SC_PHY_ADR_MANUAL_CLEAR_0_SHIFT              24U
+#define LPDDR4__DENALI_PHY_512__SC_PHY_ADR_MANUAL_CLEAR_0_WIDTH               3U
+#define LPDDR4__SC_PHY_ADR_MANUAL_CLEAR_0__REG DENALI_PHY_512
+#define LPDDR4__SC_PHY_ADR_MANUAL_CLEAR_0__FLD LPDDR4__DENALI_PHY_512__SC_PHY_ADR_MANUAL_CLEAR_0
+
+#define LPDDR4__DENALI_PHY_513_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_513_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_513__PHY_ADR_LPBK_RESULT_OBS_0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_513__PHY_ADR_LPBK_RESULT_OBS_0_SHIFT               0U
+#define LPDDR4__DENALI_PHY_513__PHY_ADR_LPBK_RESULT_OBS_0_WIDTH              32U
+#define LPDDR4__PHY_ADR_LPBK_RESULT_OBS_0__REG DENALI_PHY_513
+#define LPDDR4__PHY_ADR_LPBK_RESULT_OBS_0__FLD LPDDR4__DENALI_PHY_513__PHY_ADR_LPBK_RESULT_OBS_0
+
+#define LPDDR4__DENALI_PHY_514_READ_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_514_WRITE_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_LPBK_ERROR_COUNT_OBS_0_MASK  0x0000FFFFU
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_LPBK_ERROR_COUNT_OBS_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_LPBK_ERROR_COUNT_OBS_0_WIDTH         16U
+#define LPDDR4__PHY_ADR_LPBK_ERROR_COUNT_OBS_0__REG DENALI_PHY_514
+#define LPDDR4__PHY_ADR_LPBK_ERROR_COUNT_OBS_0__FLD LPDDR4__DENALI_PHY_514__PHY_ADR_LPBK_ERROR_COUNT_OBS_0
+
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_MEAS_DLY_STEP_VALUE_0_MASK   0x00FF0000U
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_MEAS_DLY_STEP_VALUE_0_SHIFT          16U
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_MEAS_DLY_STEP_VALUE_0_WIDTH           8U
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_VALUE_0__REG DENALI_PHY_514
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_VALUE_0__FLD LPDDR4__DENALI_PHY_514__PHY_ADR_MEAS_DLY_STEP_VALUE_0
+
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0_MASK 0x0F000000U
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0_SHIFT   24U
+#define LPDDR4__DENALI_PHY_514__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0_WIDTH    4U
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0__REG DENALI_PHY_514
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_514__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_515_READ_MASK                             0xFF7F07FFU
+#define LPDDR4__DENALI_PHY_515_WRITE_MASK                            0xFF7F07FFU
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_MASTER_DLY_LOCK_OBS_0_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_MASTER_DLY_LOCK_OBS_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_MASTER_DLY_LOCK_OBS_0_WIDTH          11U
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_0__REG DENALI_PHY_515
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_0__FLD LPDDR4__DENALI_PHY_515__PHY_ADR_MASTER_DLY_LOCK_OBS_0
+
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_BASE_SLV_DLY_ENC_OBS_0_MASK  0x007F0000U
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_BASE_SLV_DLY_ENC_OBS_0_SHIFT         16U
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_BASE_SLV_DLY_ENC_OBS_0_WIDTH          7U
+#define LPDDR4__PHY_ADR_BASE_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_515
+#define LPDDR4__PHY_ADR_BASE_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_515__PHY_ADR_BASE_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0_MASK 0xFF000000U
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0_SHIFT        24U
+#define LPDDR4__DENALI_PHY_515__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0_WIDTH         8U
+#define LPDDR4__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_515
+#define LPDDR4__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_515__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_516_READ_MASK                             0x01000707U
+#define LPDDR4__DENALI_PHY_516_WRITE_MASK                            0x01000707U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0_MASK 0x00000007U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0_WIDTH         3U
+#define LPDDR4__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0__REG DENALI_PHY_516
+#define LPDDR4__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0__FLD LPDDR4__DENALI_PHY_516__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0
+
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0_MASK 0x00000700U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0_SHIFT        8U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0_WIDTH        3U
+#define LPDDR4__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0__REG DENALI_PHY_516
+#define LPDDR4__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_516__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_516__SC_PHY_ADR_SNAP_OBS_REGS_0_MASK      0x00010000U
+#define LPDDR4__DENALI_PHY_516__SC_PHY_ADR_SNAP_OBS_REGS_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_516__SC_PHY_ADR_SNAP_OBS_REGS_0_WIDTH              1U
+#define LPDDR4__DENALI_PHY_516__SC_PHY_ADR_SNAP_OBS_REGS_0_WOCLR              0U
+#define LPDDR4__DENALI_PHY_516__SC_PHY_ADR_SNAP_OBS_REGS_0_WOSET              0U
+#define LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_0__REG DENALI_PHY_516
+#define LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_0__FLD LPDDR4__DENALI_PHY_516__SC_PHY_ADR_SNAP_OBS_REGS_0
+
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_TSEL_ENABLE_0_MASK           0x01000000U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_TSEL_ENABLE_0_SHIFT                  24U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_TSEL_ENABLE_0_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_TSEL_ENABLE_0_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_516__PHY_ADR_TSEL_ENABLE_0_WOSET                   0U
+#define LPDDR4__PHY_ADR_TSEL_ENABLE_0__REG DENALI_PHY_516
+#define LPDDR4__PHY_ADR_TSEL_ENABLE_0__FLD LPDDR4__DENALI_PHY_516__PHY_ADR_TSEL_ENABLE_0
+
+#define LPDDR4__DENALI_PHY_517_READ_MASK                             0x011F7F7FU
+#define LPDDR4__DENALI_PHY_517_WRITE_MASK                            0x011F7F7FU
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_LPBK_CONTROL_0_MASK          0x0000007FU
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_LPBK_CONTROL_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_LPBK_CONTROL_0_WIDTH                  7U
+#define LPDDR4__PHY_ADR_LPBK_CONTROL_0__REG DENALI_PHY_517
+#define LPDDR4__PHY_ADR_LPBK_CONTROL_0__FLD LPDDR4__DENALI_PHY_517__PHY_ADR_LPBK_CONTROL_0
+
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_START_0_MASK    0x00007F00U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_START_0_SHIFT            8U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_START_0_WIDTH            7U
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_START_0__REG DENALI_PHY_517
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_START_0__FLD LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_START_0
+
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_MASK_0_MASK     0x001F0000U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_MASK_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_MASK_0_WIDTH             5U
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_MASK_0__REG DENALI_PHY_517
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_MASK_0__FLD LPDDR4__DENALI_PHY_517__PHY_ADR_PRBS_PATTERN_MASK_0
+
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PWR_RDC_DISABLE_0_MASK       0x01000000U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PWR_RDC_DISABLE_0_SHIFT              24U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PWR_RDC_DISABLE_0_WIDTH               1U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PWR_RDC_DISABLE_0_WOCLR               0U
+#define LPDDR4__DENALI_PHY_517__PHY_ADR_PWR_RDC_DISABLE_0_WOSET               0U
+#define LPDDR4__PHY_ADR_PWR_RDC_DISABLE_0__REG DENALI_PHY_517
+#define LPDDR4__PHY_ADR_PWR_RDC_DISABLE_0__FLD LPDDR4__DENALI_PHY_517__PHY_ADR_PWR_RDC_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_518_READ_MASK                             0x01070301U
+#define LPDDR4__DENALI_PHY_518_WRITE_MASK                            0x01070301U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_MASK 0x00000001U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_WIDTH     1U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_WOCLR     0U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0_WOSET     0U
+#define LPDDR4__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0__REG DENALI_PHY_518
+#define LPDDR4__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0__FLD LPDDR4__DENALI_PHY_518__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_TYPE_0_MASK                  0x00000300U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_TYPE_0_SHIFT                          8U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_TYPE_0_WIDTH                          2U
+#define LPDDR4__PHY_ADR_TYPE_0__REG DENALI_PHY_518
+#define LPDDR4__PHY_ADR_TYPE_0__FLD LPDDR4__DENALI_PHY_518__PHY_ADR_TYPE_0
+
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_WRADDR_SHIFT_OBS_0_MASK      0x00070000U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_WRADDR_SHIFT_OBS_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_WRADDR_SHIFT_OBS_0_WIDTH              3U
+#define LPDDR4__PHY_ADR_WRADDR_SHIFT_OBS_0__REG DENALI_PHY_518
+#define LPDDR4__PHY_ADR_WRADDR_SHIFT_OBS_0__FLD LPDDR4__DENALI_PHY_518__PHY_ADR_WRADDR_SHIFT_OBS_0
+
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_IE_MODE_0_MASK               0x01000000U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_IE_MODE_0_SHIFT                      24U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_IE_MODE_0_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_IE_MODE_0_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_518__PHY_ADR_IE_MODE_0_WOSET                       0U
+#define LPDDR4__PHY_ADR_IE_MODE_0__REG DENALI_PHY_518
+#define LPDDR4__PHY_ADR_IE_MODE_0__FLD LPDDR4__DENALI_PHY_518__PHY_ADR_IE_MODE_0
+
+#define LPDDR4__DENALI_PHY_519_READ_MASK                             0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_519_WRITE_MASK                            0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_519__PHY_ADR_DDL_MODE_0_MASK              0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_519__PHY_ADR_DDL_MODE_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_519__PHY_ADR_DDL_MODE_0_WIDTH                     27U
+#define LPDDR4__PHY_ADR_DDL_MODE_0__REG DENALI_PHY_519
+#define LPDDR4__PHY_ADR_DDL_MODE_0__FLD LPDDR4__DENALI_PHY_519__PHY_ADR_DDL_MODE_0
+
+#define LPDDR4__DENALI_PHY_520_READ_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PHY_520_WRITE_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_520__PHY_ADR_DDL_MASK_0_MASK              0x0000003FU
+#define LPDDR4__DENALI_PHY_520__PHY_ADR_DDL_MASK_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_520__PHY_ADR_DDL_MASK_0_WIDTH                      6U
+#define LPDDR4__PHY_ADR_DDL_MASK_0__REG DENALI_PHY_520
+#define LPDDR4__PHY_ADR_DDL_MASK_0__FLD LPDDR4__DENALI_PHY_520__PHY_ADR_DDL_MASK_0
+
+#define LPDDR4__DENALI_PHY_521_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_521_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_521__PHY_ADR_DDL_TEST_OBS_0_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_521__PHY_ADR_DDL_TEST_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_521__PHY_ADR_DDL_TEST_OBS_0_WIDTH                 32U
+#define LPDDR4__PHY_ADR_DDL_TEST_OBS_0__REG DENALI_PHY_521
+#define LPDDR4__PHY_ADR_DDL_TEST_OBS_0__FLD LPDDR4__DENALI_PHY_521__PHY_ADR_DDL_TEST_OBS_0
+
+#define LPDDR4__DENALI_PHY_522_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_522_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_522__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0_MASK 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_522__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_522__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0_WIDTH        32U
+#define LPDDR4__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0__REG DENALI_PHY_522
+#define LPDDR4__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0__FLD LPDDR4__DENALI_PHY_522__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0
+
+#define LPDDR4__DENALI_PHY_523_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_523_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_START_0_MASK           0x000007FFU
+#define LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_START_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_START_0_WIDTH                  11U
+#define LPDDR4__PHY_ADR_CALVL_START_0__REG DENALI_PHY_523
+#define LPDDR4__PHY_ADR_CALVL_START_0__FLD LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_START_0
+
+#define LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_COARSE_DLY_0_MASK      0x07FF0000U
+#define LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_COARSE_DLY_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_COARSE_DLY_0_WIDTH             11U
+#define LPDDR4__PHY_ADR_CALVL_COARSE_DLY_0__REG DENALI_PHY_523
+#define LPDDR4__PHY_ADR_CALVL_COARSE_DLY_0__FLD LPDDR4__DENALI_PHY_523__PHY_ADR_CALVL_COARSE_DLY_0
+
+#define LPDDR4__DENALI_PHY_524_READ_MASK                             0x000007FFU
+#define LPDDR4__DENALI_PHY_524_WRITE_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_524__PHY_ADR_CALVL_QTR_0_MASK             0x000007FFU
+#define LPDDR4__DENALI_PHY_524__PHY_ADR_CALVL_QTR_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_524__PHY_ADR_CALVL_QTR_0_WIDTH                    11U
+#define LPDDR4__PHY_ADR_CALVL_QTR_0__REG DENALI_PHY_524
+#define LPDDR4__PHY_ADR_CALVL_QTR_0__FLD LPDDR4__DENALI_PHY_524__PHY_ADR_CALVL_QTR_0
+
+#define LPDDR4__DENALI_PHY_525_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_525_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_525__PHY_ADR_CALVL_SWIZZLE0_0_MASK        0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_525__PHY_ADR_CALVL_SWIZZLE0_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_525__PHY_ADR_CALVL_SWIZZLE0_0_WIDTH               24U
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE0_0__REG DENALI_PHY_525
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE0_0__FLD LPDDR4__DENALI_PHY_525__PHY_ADR_CALVL_SWIZZLE0_0
+
+#define LPDDR4__DENALI_PHY_526_READ_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_526_WRITE_MASK                            0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_SWIZZLE1_0_MASK        0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_SWIZZLE1_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_SWIZZLE1_0_WIDTH               24U
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE1_0__REG DENALI_PHY_526
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE1_0__FLD LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_SWIZZLE1_0
+
+#define LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_RANK_CTRL_0_MASK       0x03000000U
+#define LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_RANK_CTRL_0_SHIFT              24U
+#define LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_RANK_CTRL_0_WIDTH               2U
+#define LPDDR4__PHY_ADR_CALVL_RANK_CTRL_0__REG DENALI_PHY_526
+#define LPDDR4__PHY_ADR_CALVL_RANK_CTRL_0__FLD LPDDR4__DENALI_PHY_526__PHY_ADR_CALVL_RANK_CTRL_0
+
+#define LPDDR4__DENALI_PHY_527_READ_MASK                             0x01FF0F03U
+#define LPDDR4__DENALI_PHY_527_WRITE_MASK                            0x01FF0F03U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_NUM_PATTERNS_0_MASK    0x00000003U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_NUM_PATTERNS_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_NUM_PATTERNS_0_WIDTH            2U
+#define LPDDR4__PHY_ADR_CALVL_NUM_PATTERNS_0__REG DENALI_PHY_527
+#define LPDDR4__PHY_ADR_CALVL_NUM_PATTERNS_0__FLD LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_NUM_PATTERNS_0
+
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_RESP_WAIT_CNT_0_MASK   0x00000F00U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_RESP_WAIT_CNT_0_SHIFT           8U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_RESP_WAIT_CNT_0_WIDTH           4U
+#define LPDDR4__PHY_ADR_CALVL_RESP_WAIT_CNT_0__REG DENALI_PHY_527
+#define LPDDR4__PHY_ADR_CALVL_RESP_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_RESP_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_PERIODIC_START_OFFSET_0_MASK 0x01FF0000U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_PERIODIC_START_OFFSET_0_SHIFT  16U
+#define LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_PERIODIC_START_OFFSET_0_WIDTH   9U
+#define LPDDR4__PHY_ADR_CALVL_PERIODIC_START_OFFSET_0__REG DENALI_PHY_527
+#define LPDDR4__PHY_ADR_CALVL_PERIODIC_START_OFFSET_0__FLD LPDDR4__DENALI_PHY_527__PHY_ADR_CALVL_PERIODIC_START_OFFSET_0
+
+#define LPDDR4__DENALI_PHY_528_READ_MASK                             0x07000001U
+#define LPDDR4__DENALI_PHY_528_WRITE_MASK                            0x07000001U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_DEBUG_MODE_0_MASK      0x00000001U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_DEBUG_MODE_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_DEBUG_MODE_0_WIDTH              1U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_DEBUG_MODE_0_WOCLR              0U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_DEBUG_MODE_0_WOSET              0U
+#define LPDDR4__PHY_ADR_CALVL_DEBUG_MODE_0__REG DENALI_PHY_528
+#define LPDDR4__PHY_ADR_CALVL_DEBUG_MODE_0__FLD LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_DEBUG_MODE_0
+
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_DEBUG_CONT_0_MASK   0x00000100U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_DEBUG_CONT_0_SHIFT           8U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_DEBUG_CONT_0_WIDTH           1U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_DEBUG_CONT_0_WOCLR           0U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_DEBUG_CONT_0_WOSET           0U
+#define LPDDR4__SC_PHY_ADR_CALVL_DEBUG_CONT_0__REG DENALI_PHY_528
+#define LPDDR4__SC_PHY_ADR_CALVL_DEBUG_CONT_0__FLD LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_DEBUG_CONT_0
+
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_ERROR_CLR_0_MASK    0x00010000U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_ERROR_CLR_0_SHIFT           16U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_ERROR_CLR_0_WIDTH            1U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_ERROR_CLR_0_WOCLR            0U
+#define LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_ERROR_CLR_0_WOSET            0U
+#define LPDDR4__SC_PHY_ADR_CALVL_ERROR_CLR_0__REG DENALI_PHY_528
+#define LPDDR4__SC_PHY_ADR_CALVL_ERROR_CLR_0__FLD LPDDR4__DENALI_PHY_528__SC_PHY_ADR_CALVL_ERROR_CLR_0
+
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_OBS_SELECT_0_MASK      0x07000000U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_OBS_SELECT_0_SHIFT             24U
+#define LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_OBS_SELECT_0_WIDTH              3U
+#define LPDDR4__PHY_ADR_CALVL_OBS_SELECT_0__REG DENALI_PHY_528
+#define LPDDR4__PHY_ADR_CALVL_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_528__PHY_ADR_CALVL_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_529_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_529_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_529__PHY_ADR_CALVL_OBS0_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_529__PHY_ADR_CALVL_OBS0_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_529__PHY_ADR_CALVL_OBS0_0_WIDTH                   32U
+#define LPDDR4__PHY_ADR_CALVL_OBS0_0__REG DENALI_PHY_529
+#define LPDDR4__PHY_ADR_CALVL_OBS0_0__FLD LPDDR4__DENALI_PHY_529__PHY_ADR_CALVL_OBS0_0
+
+#define LPDDR4__DENALI_PHY_530_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_530_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_530__PHY_ADR_CALVL_OBS1_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_530__PHY_ADR_CALVL_OBS1_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_530__PHY_ADR_CALVL_OBS1_0_WIDTH                   32U
+#define LPDDR4__PHY_ADR_CALVL_OBS1_0__REG DENALI_PHY_530
+#define LPDDR4__PHY_ADR_CALVL_OBS1_0__FLD LPDDR4__DENALI_PHY_530__PHY_ADR_CALVL_OBS1_0
+
+#define LPDDR4__DENALI_PHY_531_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_531_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_531__PHY_ADR_CALVL_OBS2_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_531__PHY_ADR_CALVL_OBS2_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_531__PHY_ADR_CALVL_OBS2_0_WIDTH                   32U
+#define LPDDR4__PHY_ADR_CALVL_OBS2_0__REG DENALI_PHY_531
+#define LPDDR4__PHY_ADR_CALVL_OBS2_0__FLD LPDDR4__DENALI_PHY_531__PHY_ADR_CALVL_OBS2_0
+
+#define LPDDR4__DENALI_PHY_532_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_532_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_532__PHY_ADR_CALVL_FG_0_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_532__PHY_ADR_CALVL_FG_0_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_532__PHY_ADR_CALVL_FG_0_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_0_0__REG DENALI_PHY_532
+#define LPDDR4__PHY_ADR_CALVL_FG_0_0__FLD LPDDR4__DENALI_PHY_532__PHY_ADR_CALVL_FG_0_0
+
+#define LPDDR4__DENALI_PHY_533_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_533_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_533__PHY_ADR_CALVL_BG_0_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_533__PHY_ADR_CALVL_BG_0_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_533__PHY_ADR_CALVL_BG_0_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_0_0__REG DENALI_PHY_533
+#define LPDDR4__PHY_ADR_CALVL_BG_0_0__FLD LPDDR4__DENALI_PHY_533__PHY_ADR_CALVL_BG_0_0
+
+#define LPDDR4__DENALI_PHY_534_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_534_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_534__PHY_ADR_CALVL_FG_1_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_534__PHY_ADR_CALVL_FG_1_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_534__PHY_ADR_CALVL_FG_1_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_1_0__REG DENALI_PHY_534
+#define LPDDR4__PHY_ADR_CALVL_FG_1_0__FLD LPDDR4__DENALI_PHY_534__PHY_ADR_CALVL_FG_1_0
+
+#define LPDDR4__DENALI_PHY_535_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_535_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_535__PHY_ADR_CALVL_BG_1_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_535__PHY_ADR_CALVL_BG_1_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_535__PHY_ADR_CALVL_BG_1_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_1_0__REG DENALI_PHY_535
+#define LPDDR4__PHY_ADR_CALVL_BG_1_0__FLD LPDDR4__DENALI_PHY_535__PHY_ADR_CALVL_BG_1_0
+
+#define LPDDR4__DENALI_PHY_536_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_536_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_536__PHY_ADR_CALVL_FG_2_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_536__PHY_ADR_CALVL_FG_2_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_536__PHY_ADR_CALVL_FG_2_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_2_0__REG DENALI_PHY_536
+#define LPDDR4__PHY_ADR_CALVL_FG_2_0__FLD LPDDR4__DENALI_PHY_536__PHY_ADR_CALVL_FG_2_0
+
+#define LPDDR4__DENALI_PHY_537_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_537_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_537__PHY_ADR_CALVL_BG_2_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_537__PHY_ADR_CALVL_BG_2_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_537__PHY_ADR_CALVL_BG_2_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_2_0__REG DENALI_PHY_537
+#define LPDDR4__PHY_ADR_CALVL_BG_2_0__FLD LPDDR4__DENALI_PHY_537__PHY_ADR_CALVL_BG_2_0
+
+#define LPDDR4__DENALI_PHY_538_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_538_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_538__PHY_ADR_CALVL_FG_3_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_538__PHY_ADR_CALVL_FG_3_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_538__PHY_ADR_CALVL_FG_3_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_3_0__REG DENALI_PHY_538
+#define LPDDR4__PHY_ADR_CALVL_FG_3_0__FLD LPDDR4__DENALI_PHY_538__PHY_ADR_CALVL_FG_3_0
+
+#define LPDDR4__DENALI_PHY_539_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_539_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_539__PHY_ADR_CALVL_BG_3_0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_539__PHY_ADR_CALVL_BG_3_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_539__PHY_ADR_CALVL_BG_3_0_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_3_0__REG DENALI_PHY_539
+#define LPDDR4__PHY_ADR_CALVL_BG_3_0__FLD LPDDR4__DENALI_PHY_539__PHY_ADR_CALVL_BG_3_0
+
+#define LPDDR4__DENALI_PHY_540_READ_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_540_WRITE_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_540__PHY_ADR_ADDR_SEL_0_MASK              0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_540__PHY_ADR_ADDR_SEL_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_540__PHY_ADR_ADDR_SEL_0_WIDTH                     30U
+#define LPDDR4__PHY_ADR_ADDR_SEL_0__REG DENALI_PHY_540
+#define LPDDR4__PHY_ADR_ADDR_SEL_0__FLD LPDDR4__DENALI_PHY_540__PHY_ADR_ADDR_SEL_0
+
+#define LPDDR4__DENALI_PHY_541_READ_MASK                             0x3F3F03FFU
+#define LPDDR4__DENALI_PHY_541_WRITE_MASK                            0x3F3F03FFU
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_LP4_BOOT_SLV_DELAY_0_MASK    0x000003FFU
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_LP4_BOOT_SLV_DELAY_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_LP4_BOOT_SLV_DELAY_0_WIDTH           10U
+#define LPDDR4__PHY_ADR_LP4_BOOT_SLV_DELAY_0__REG DENALI_PHY_541
+#define LPDDR4__PHY_ADR_LP4_BOOT_SLV_DELAY_0__FLD LPDDR4__DENALI_PHY_541__PHY_ADR_LP4_BOOT_SLV_DELAY_0
+
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_BIT_MASK_0_MASK              0x003F0000U
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_BIT_MASK_0_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_BIT_MASK_0_WIDTH                      6U
+#define LPDDR4__PHY_ADR_BIT_MASK_0__REG DENALI_PHY_541
+#define LPDDR4__PHY_ADR_BIT_MASK_0__FLD LPDDR4__DENALI_PHY_541__PHY_ADR_BIT_MASK_0
+
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_SEG_MASK_0_MASK              0x3F000000U
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_SEG_MASK_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_541__PHY_ADR_SEG_MASK_0_WIDTH                      6U
+#define LPDDR4__PHY_ADR_SEG_MASK_0__REG DENALI_PHY_541
+#define LPDDR4__PHY_ADR_SEG_MASK_0__FLD LPDDR4__DENALI_PHY_541__PHY_ADR_SEG_MASK_0
+
+#define LPDDR4__DENALI_PHY_542_READ_MASK                             0x3F0F3F3FU
+#define LPDDR4__DENALI_PHY_542_WRITE_MASK                            0x3F0F3F3FU
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_CALVL_TRAIN_MASK_0_MASK      0x0000003FU
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_CALVL_TRAIN_MASK_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_CALVL_TRAIN_MASK_0_WIDTH              6U
+#define LPDDR4__PHY_ADR_CALVL_TRAIN_MASK_0__REG DENALI_PHY_542
+#define LPDDR4__PHY_ADR_CALVL_TRAIN_MASK_0__FLD LPDDR4__DENALI_PHY_542__PHY_ADR_CALVL_TRAIN_MASK_0
+
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_CSLVL_TRAIN_MASK_0_MASK      0x00003F00U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_CSLVL_TRAIN_MASK_0_SHIFT              8U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_CSLVL_TRAIN_MASK_0_WIDTH              6U
+#define LPDDR4__PHY_ADR_CSLVL_TRAIN_MASK_0__REG DENALI_PHY_542
+#define LPDDR4__PHY_ADR_CSLVL_TRAIN_MASK_0__FLD LPDDR4__DENALI_PHY_542__PHY_ADR_CSLVL_TRAIN_MASK_0
+
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_STATIC_TOG_DISABLE_0_MASK    0x000F0000U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_STATIC_TOG_DISABLE_0_SHIFT           16U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_STATIC_TOG_DISABLE_0_WIDTH            4U
+#define LPDDR4__PHY_ADR_STATIC_TOG_DISABLE_0__REG DENALI_PHY_542
+#define LPDDR4__PHY_ADR_STATIC_TOG_DISABLE_0__FLD LPDDR4__DENALI_PHY_542__PHY_ADR_STATIC_TOG_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_SW_TXIO_CTRL_0_MASK          0x3F000000U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_SW_TXIO_CTRL_0_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_542__PHY_ADR_SW_TXIO_CTRL_0_WIDTH                  6U
+#define LPDDR4__PHY_ADR_SW_TXIO_CTRL_0__REG DENALI_PHY_542
+#define LPDDR4__PHY_ADR_SW_TXIO_CTRL_0__FLD LPDDR4__DENALI_PHY_542__PHY_ADR_SW_TXIO_CTRL_0
+
+#define LPDDR4__DENALI_PHY_543_READ_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PHY_543_WRITE_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_543__PHY_ADR_SW_TXPWR_CTRL_0_MASK         0x0000003FU
+#define LPDDR4__DENALI_PHY_543__PHY_ADR_SW_TXPWR_CTRL_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_543__PHY_ADR_SW_TXPWR_CTRL_0_WIDTH                 6U
+#define LPDDR4__PHY_ADR_SW_TXPWR_CTRL_0__REG DENALI_PHY_543
+#define LPDDR4__PHY_ADR_SW_TXPWR_CTRL_0__FLD LPDDR4__DENALI_PHY_543__PHY_ADR_SW_TXPWR_CTRL_0
+
+#define LPDDR4__DENALI_PHY_544_READ_MASK                             0x0707FFFFU
+#define LPDDR4__DENALI_PHY_544_WRITE_MASK                            0x0707FFFFU
+#define LPDDR4__DENALI_PHY_544__PHY_ADR_TSEL_SELECT_0_MASK           0x000000FFU
+#define LPDDR4__DENALI_PHY_544__PHY_ADR_TSEL_SELECT_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_544__PHY_ADR_TSEL_SELECT_0_WIDTH                   8U
+#define LPDDR4__PHY_ADR_TSEL_SELECT_0__REG DENALI_PHY_544
+#define LPDDR4__PHY_ADR_TSEL_SELECT_0__FLD LPDDR4__DENALI_PHY_544__PHY_ADR_TSEL_SELECT_0
+
+#define LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_IO_CFG_0_MASK            0x0007FF00U
+#define LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_IO_CFG_0_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_IO_CFG_0_WIDTH                   11U
+#define LPDDR4__PHY_PAD_ADR_IO_CFG_0__REG DENALI_PHY_544
+#define LPDDR4__PHY_PAD_ADR_IO_CFG_0__FLD LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_IO_CFG_0
+
+#define LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_RX_PCLK_CLK_SEL_0_MASK   0x07000000U
+#define LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_RX_PCLK_CLK_SEL_0_SHIFT          24U
+#define LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_RX_PCLK_CLK_SEL_0_WIDTH           3U
+#define LPDDR4__PHY_PAD_ADR_RX_PCLK_CLK_SEL_0__REG DENALI_PHY_544
+#define LPDDR4__PHY_PAD_ADR_RX_PCLK_CLK_SEL_0__FLD LPDDR4__DENALI_PHY_544__PHY_PAD_ADR_RX_PCLK_CLK_SEL_0
+
+#define LPDDR4__DENALI_PHY_545_READ_MASK                             0x1F07FF1FU
+#define LPDDR4__DENALI_PHY_545_WRITE_MASK                            0x1F07FF1FU
+#define LPDDR4__DENALI_PHY_545__PHY_ADR0_SW_WRADDR_SHIFT_0_MASK      0x0000001FU
+#define LPDDR4__DENALI_PHY_545__PHY_ADR0_SW_WRADDR_SHIFT_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_545__PHY_ADR0_SW_WRADDR_SHIFT_0_WIDTH              5U
+#define LPDDR4__PHY_ADR0_SW_WRADDR_SHIFT_0__REG DENALI_PHY_545
+#define LPDDR4__PHY_ADR0_SW_WRADDR_SHIFT_0__FLD LPDDR4__DENALI_PHY_545__PHY_ADR0_SW_WRADDR_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_545__PHY_ADR0_CLK_WR_SLAVE_DELAY_0_MASK   0x0007FF00U
+#define LPDDR4__DENALI_PHY_545__PHY_ADR0_CLK_WR_SLAVE_DELAY_0_SHIFT           8U
+#define LPDDR4__DENALI_PHY_545__PHY_ADR0_CLK_WR_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_ADR0_CLK_WR_SLAVE_DELAY_0__REG DENALI_PHY_545
+#define LPDDR4__PHY_ADR0_CLK_WR_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_545__PHY_ADR0_CLK_WR_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_545__PHY_ADR1_SW_WRADDR_SHIFT_0_MASK      0x1F000000U
+#define LPDDR4__DENALI_PHY_545__PHY_ADR1_SW_WRADDR_SHIFT_0_SHIFT             24U
+#define LPDDR4__DENALI_PHY_545__PHY_ADR1_SW_WRADDR_SHIFT_0_WIDTH              5U
+#define LPDDR4__PHY_ADR1_SW_WRADDR_SHIFT_0__REG DENALI_PHY_545
+#define LPDDR4__PHY_ADR1_SW_WRADDR_SHIFT_0__FLD LPDDR4__DENALI_PHY_545__PHY_ADR1_SW_WRADDR_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_546_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_546_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_546__PHY_ADR1_CLK_WR_SLAVE_DELAY_0_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_546__PHY_ADR1_CLK_WR_SLAVE_DELAY_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_546__PHY_ADR1_CLK_WR_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_ADR1_CLK_WR_SLAVE_DELAY_0__REG DENALI_PHY_546
+#define LPDDR4__PHY_ADR1_CLK_WR_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_546__PHY_ADR1_CLK_WR_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_546__PHY_ADR2_SW_WRADDR_SHIFT_0_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_546__PHY_ADR2_SW_WRADDR_SHIFT_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_546__PHY_ADR2_SW_WRADDR_SHIFT_0_WIDTH              5U
+#define LPDDR4__PHY_ADR2_SW_WRADDR_SHIFT_0__REG DENALI_PHY_546
+#define LPDDR4__PHY_ADR2_SW_WRADDR_SHIFT_0__FLD LPDDR4__DENALI_PHY_546__PHY_ADR2_SW_WRADDR_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_547_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_547_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_547__PHY_ADR2_CLK_WR_SLAVE_DELAY_0_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_547__PHY_ADR2_CLK_WR_SLAVE_DELAY_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_547__PHY_ADR2_CLK_WR_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_ADR2_CLK_WR_SLAVE_DELAY_0__REG DENALI_PHY_547
+#define LPDDR4__PHY_ADR2_CLK_WR_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_547__PHY_ADR2_CLK_WR_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_547__PHY_ADR3_SW_WRADDR_SHIFT_0_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_547__PHY_ADR3_SW_WRADDR_SHIFT_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_547__PHY_ADR3_SW_WRADDR_SHIFT_0_WIDTH              5U
+#define LPDDR4__PHY_ADR3_SW_WRADDR_SHIFT_0__REG DENALI_PHY_547
+#define LPDDR4__PHY_ADR3_SW_WRADDR_SHIFT_0__FLD LPDDR4__DENALI_PHY_547__PHY_ADR3_SW_WRADDR_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_548_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_548_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_548__PHY_ADR3_CLK_WR_SLAVE_DELAY_0_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_548__PHY_ADR3_CLK_WR_SLAVE_DELAY_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_548__PHY_ADR3_CLK_WR_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_ADR3_CLK_WR_SLAVE_DELAY_0__REG DENALI_PHY_548
+#define LPDDR4__PHY_ADR3_CLK_WR_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_548__PHY_ADR3_CLK_WR_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_548__PHY_ADR4_SW_WRADDR_SHIFT_0_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_548__PHY_ADR4_SW_WRADDR_SHIFT_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_548__PHY_ADR4_SW_WRADDR_SHIFT_0_WIDTH              5U
+#define LPDDR4__PHY_ADR4_SW_WRADDR_SHIFT_0__REG DENALI_PHY_548
+#define LPDDR4__PHY_ADR4_SW_WRADDR_SHIFT_0__FLD LPDDR4__DENALI_PHY_548__PHY_ADR4_SW_WRADDR_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_549_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_549_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_549__PHY_ADR4_CLK_WR_SLAVE_DELAY_0_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_549__PHY_ADR4_CLK_WR_SLAVE_DELAY_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_549__PHY_ADR4_CLK_WR_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_ADR4_CLK_WR_SLAVE_DELAY_0__REG DENALI_PHY_549
+#define LPDDR4__PHY_ADR4_CLK_WR_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_549__PHY_ADR4_CLK_WR_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_549__PHY_ADR5_SW_WRADDR_SHIFT_0_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_549__PHY_ADR5_SW_WRADDR_SHIFT_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_549__PHY_ADR5_SW_WRADDR_SHIFT_0_WIDTH              5U
+#define LPDDR4__PHY_ADR5_SW_WRADDR_SHIFT_0__REG DENALI_PHY_549
+#define LPDDR4__PHY_ADR5_SW_WRADDR_SHIFT_0__FLD LPDDR4__DENALI_PHY_549__PHY_ADR5_SW_WRADDR_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_550_READ_MASK                             0x000F07FFU
+#define LPDDR4__DENALI_PHY_550_WRITE_MASK                            0x000F07FFU
+#define LPDDR4__DENALI_PHY_550__PHY_ADR5_CLK_WR_SLAVE_DELAY_0_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_550__PHY_ADR5_CLK_WR_SLAVE_DELAY_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_550__PHY_ADR5_CLK_WR_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_ADR5_CLK_WR_SLAVE_DELAY_0__REG DENALI_PHY_550
+#define LPDDR4__PHY_ADR5_CLK_WR_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_550__PHY_ADR5_CLK_WR_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_550__PHY_ADR_SW_MASTER_MODE_0_MASK        0x000F0000U
+#define LPDDR4__DENALI_PHY_550__PHY_ADR_SW_MASTER_MODE_0_SHIFT               16U
+#define LPDDR4__DENALI_PHY_550__PHY_ADR_SW_MASTER_MODE_0_WIDTH                4U
+#define LPDDR4__PHY_ADR_SW_MASTER_MODE_0__REG DENALI_PHY_550
+#define LPDDR4__PHY_ADR_SW_MASTER_MODE_0__FLD LPDDR4__DENALI_PHY_550__PHY_ADR_SW_MASTER_MODE_0
+
+#define LPDDR4__DENALI_PHY_551_READ_MASK                             0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_551_WRITE_MASK                            0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_START_0_MASK    0x000007FFU
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_START_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_START_0_WIDTH           11U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_START_0__REG DENALI_PHY_551
+#define LPDDR4__PHY_ADR_MASTER_DELAY_START_0__FLD LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_START_0
+
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_STEP_0_MASK     0x003F0000U
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_STEP_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_STEP_0_WIDTH             6U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_STEP_0__REG DENALI_PHY_551
+#define LPDDR4__PHY_ADR_MASTER_DELAY_STEP_0__FLD LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_STEP_0
+
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_WAIT_0_MASK     0xFF000000U
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_WAIT_0_SHIFT            24U
+#define LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_WAIT_0_WIDTH             8U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_WAIT_0__REG DENALI_PHY_551
+#define LPDDR4__PHY_ADR_MASTER_DELAY_WAIT_0__FLD LPDDR4__DENALI_PHY_551__PHY_ADR_MASTER_DELAY_WAIT_0
+
+#define LPDDR4__DENALI_PHY_552_READ_MASK                             0x0103FFFFU
+#define LPDDR4__DENALI_PHY_552_WRITE_MASK                            0x0103FFFFU
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_MASTER_DELAY_HALF_MEASURE_0_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_MASTER_DELAY_HALF_MEASURE_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_MASTER_DELAY_HALF_MEASURE_0_WIDTH     8U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_HALF_MEASURE_0__REG DENALI_PHY_552
+#define LPDDR4__PHY_ADR_MASTER_DELAY_HALF_MEASURE_0__FLD LPDDR4__DENALI_PHY_552__PHY_ADR_MASTER_DELAY_HALF_MEASURE_0
+
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_0_MASK      0x0003FF00U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_0_SHIFT              8U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_0_WIDTH             10U
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_0__REG DENALI_PHY_552
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_0__FLD LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_0
+
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_EN_0_MASK   0x01000000U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_EN_0_SHIFT          24U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_EN_0_WIDTH           1U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_EN_0_WOCLR           0U
+#define LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_EN_0_WOSET           0U
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_EN_0__REG DENALI_PHY_552
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_EN_0__FLD LPDDR4__DENALI_PHY_552__PHY_ADR_SW_CALVL_DVW_MIN_EN_0
+
+#define LPDDR4__DENALI_PHY_553_READ_MASK                             0x0000000FU
+#define LPDDR4__DENALI_PHY_553_WRITE_MASK                            0x0000000FU
+#define LPDDR4__DENALI_PHY_553__PHY_ADR_CALVL_DLY_STEP_0_MASK        0x0000000FU
+#define LPDDR4__DENALI_PHY_553__PHY_ADR_CALVL_DLY_STEP_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_553__PHY_ADR_CALVL_DLY_STEP_0_WIDTH                4U
+#define LPDDR4__PHY_ADR_CALVL_DLY_STEP_0__REG DENALI_PHY_553
+#define LPDDR4__PHY_ADR_CALVL_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_553__PHY_ADR_CALVL_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_554_READ_MASK                             0x0000010FU
+#define LPDDR4__DENALI_PHY_554_WRITE_MASK                            0x0000010FU
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_CALVL_CAPTURE_CNT_0_MASK     0x0000000FU
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_CALVL_CAPTURE_CNT_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_CALVL_CAPTURE_CNT_0_WIDTH             4U
+#define LPDDR4__PHY_ADR_CALVL_CAPTURE_CNT_0__REG DENALI_PHY_554
+#define LPDDR4__PHY_ADR_CALVL_CAPTURE_CNT_0__FLD LPDDR4__DENALI_PHY_554__PHY_ADR_CALVL_CAPTURE_CNT_0
+
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_MEAS_DLY_STEP_ENABLE_0_MASK  0x00000100U
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_MEAS_DLY_STEP_ENABLE_0_SHIFT          8U
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_MEAS_DLY_STEP_ENABLE_0_WIDTH          1U
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_MEAS_DLY_STEP_ENABLE_0_WOCLR          0U
+#define LPDDR4__DENALI_PHY_554__PHY_ADR_MEAS_DLY_STEP_ENABLE_0_WOSET          0U
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_ENABLE_0__REG DENALI_PHY_554
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_ENABLE_0__FLD LPDDR4__DENALI_PHY_554__PHY_ADR_MEAS_DLY_STEP_ENABLE_0
+
+#endif /* REG_LPDDR4_ADDRESS_SLICE_0_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_address_slice_1_macros.h b/drivers/ddr/k3/am64/lpddr4_address_slice_1_macros.h
new file mode 100644
index 0000000000..8d5196a6ce
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_address_slice_1_macros.h
@@ -0,0 +1,624 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_ADDRESS_SLICE_1_MACROS_H_
+#define REG_LPDDR4_ADDRESS_SLICE_1_MACROS_H_
+
+#define LPDDR4__DENALI_PHY_768_READ_MASK                             0x000107FFU
+#define LPDDR4__DENALI_PHY_768_WRITE_MASK                            0x000107FFU
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1_SHIFT     0U
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1_WIDTH    11U
+#define LPDDR4__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1__REG DENALI_PHY_768
+#define LPDDR4__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_BYPASS_OVERRIDE_1_MASK   0x00010000U
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_BYPASS_OVERRIDE_1_SHIFT          16U
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_BYPASS_OVERRIDE_1_WIDTH           1U
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_BYPASS_OVERRIDE_1_WOCLR           0U
+#define LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_BYPASS_OVERRIDE_1_WOSET           0U
+#define LPDDR4__PHY_ADR_CLK_BYPASS_OVERRIDE_1__REG DENALI_PHY_768
+#define LPDDR4__PHY_ADR_CLK_BYPASS_OVERRIDE_1__FLD LPDDR4__DENALI_PHY_768__PHY_ADR_CLK_BYPASS_OVERRIDE_1
+
+#define LPDDR4__DENALI_PHY_768__SC_PHY_ADR_MANUAL_CLEAR_1_MASK       0x07000000U
+#define LPDDR4__DENALI_PHY_768__SC_PHY_ADR_MANUAL_CLEAR_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_768__SC_PHY_ADR_MANUAL_CLEAR_1_WIDTH               3U
+#define LPDDR4__SC_PHY_ADR_MANUAL_CLEAR_1__REG DENALI_PHY_768
+#define LPDDR4__SC_PHY_ADR_MANUAL_CLEAR_1__FLD LPDDR4__DENALI_PHY_768__SC_PHY_ADR_MANUAL_CLEAR_1
+
+#define LPDDR4__DENALI_PHY_769_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_769_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_769__PHY_ADR_LPBK_RESULT_OBS_1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_769__PHY_ADR_LPBK_RESULT_OBS_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_769__PHY_ADR_LPBK_RESULT_OBS_1_WIDTH              32U
+#define LPDDR4__PHY_ADR_LPBK_RESULT_OBS_1__REG DENALI_PHY_769
+#define LPDDR4__PHY_ADR_LPBK_RESULT_OBS_1__FLD LPDDR4__DENALI_PHY_769__PHY_ADR_LPBK_RESULT_OBS_1
+
+#define LPDDR4__DENALI_PHY_770_READ_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_770_WRITE_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_LPBK_ERROR_COUNT_OBS_1_MASK  0x0000FFFFU
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_LPBK_ERROR_COUNT_OBS_1_SHIFT          0U
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_LPBK_ERROR_COUNT_OBS_1_WIDTH         16U
+#define LPDDR4__PHY_ADR_LPBK_ERROR_COUNT_OBS_1__REG DENALI_PHY_770
+#define LPDDR4__PHY_ADR_LPBK_ERROR_COUNT_OBS_1__FLD LPDDR4__DENALI_PHY_770__PHY_ADR_LPBK_ERROR_COUNT_OBS_1
+
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_MEAS_DLY_STEP_VALUE_1_MASK   0x00FF0000U
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_MEAS_DLY_STEP_VALUE_1_SHIFT          16U
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_MEAS_DLY_STEP_VALUE_1_WIDTH           8U
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_VALUE_1__REG DENALI_PHY_770
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_VALUE_1__FLD LPDDR4__DENALI_PHY_770__PHY_ADR_MEAS_DLY_STEP_VALUE_1
+
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1_MASK 0x0F000000U
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1_SHIFT   24U
+#define LPDDR4__DENALI_PHY_770__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1_WIDTH    4U
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1__REG DENALI_PHY_770
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_770__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_771_READ_MASK                             0xFF7F07FFU
+#define LPDDR4__DENALI_PHY_771_WRITE_MASK                            0xFF7F07FFU
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_MASTER_DLY_LOCK_OBS_1_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_MASTER_DLY_LOCK_OBS_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_MASTER_DLY_LOCK_OBS_1_WIDTH          11U
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_1__REG DENALI_PHY_771
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_1__FLD LPDDR4__DENALI_PHY_771__PHY_ADR_MASTER_DLY_LOCK_OBS_1
+
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_BASE_SLV_DLY_ENC_OBS_1_MASK  0x007F0000U
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_BASE_SLV_DLY_ENC_OBS_1_SHIFT         16U
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_BASE_SLV_DLY_ENC_OBS_1_WIDTH          7U
+#define LPDDR4__PHY_ADR_BASE_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_771
+#define LPDDR4__PHY_ADR_BASE_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_771__PHY_ADR_BASE_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1_MASK 0xFF000000U
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1_SHIFT        24U
+#define LPDDR4__DENALI_PHY_771__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1_WIDTH         8U
+#define LPDDR4__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_771
+#define LPDDR4__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_771__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_772_READ_MASK                             0x01000707U
+#define LPDDR4__DENALI_PHY_772_WRITE_MASK                            0x01000707U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1_MASK 0x00000007U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1_WIDTH         3U
+#define LPDDR4__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1__REG DENALI_PHY_772
+#define LPDDR4__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1__FLD LPDDR4__DENALI_PHY_772__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1
+
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1_MASK 0x00000700U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1_SHIFT        8U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1_WIDTH        3U
+#define LPDDR4__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1__REG DENALI_PHY_772
+#define LPDDR4__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_772__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_772__SC_PHY_ADR_SNAP_OBS_REGS_1_MASK      0x00010000U
+#define LPDDR4__DENALI_PHY_772__SC_PHY_ADR_SNAP_OBS_REGS_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_772__SC_PHY_ADR_SNAP_OBS_REGS_1_WIDTH              1U
+#define LPDDR4__DENALI_PHY_772__SC_PHY_ADR_SNAP_OBS_REGS_1_WOCLR              0U
+#define LPDDR4__DENALI_PHY_772__SC_PHY_ADR_SNAP_OBS_REGS_1_WOSET              0U
+#define LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_1__REG DENALI_PHY_772
+#define LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_1__FLD LPDDR4__DENALI_PHY_772__SC_PHY_ADR_SNAP_OBS_REGS_1
+
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_TSEL_ENABLE_1_MASK           0x01000000U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_TSEL_ENABLE_1_SHIFT                  24U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_TSEL_ENABLE_1_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_TSEL_ENABLE_1_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_772__PHY_ADR_TSEL_ENABLE_1_WOSET                   0U
+#define LPDDR4__PHY_ADR_TSEL_ENABLE_1__REG DENALI_PHY_772
+#define LPDDR4__PHY_ADR_TSEL_ENABLE_1__FLD LPDDR4__DENALI_PHY_772__PHY_ADR_TSEL_ENABLE_1
+
+#define LPDDR4__DENALI_PHY_773_READ_MASK                             0x011F7F7FU
+#define LPDDR4__DENALI_PHY_773_WRITE_MASK                            0x011F7F7FU
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_LPBK_CONTROL_1_MASK          0x0000007FU
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_LPBK_CONTROL_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_LPBK_CONTROL_1_WIDTH                  7U
+#define LPDDR4__PHY_ADR_LPBK_CONTROL_1__REG DENALI_PHY_773
+#define LPDDR4__PHY_ADR_LPBK_CONTROL_1__FLD LPDDR4__DENALI_PHY_773__PHY_ADR_LPBK_CONTROL_1
+
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_START_1_MASK    0x00007F00U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_START_1_SHIFT            8U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_START_1_WIDTH            7U
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_START_1__REG DENALI_PHY_773
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_START_1__FLD LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_START_1
+
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_MASK_1_MASK     0x001F0000U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_MASK_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_MASK_1_WIDTH             5U
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_MASK_1__REG DENALI_PHY_773
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_MASK_1__FLD LPDDR4__DENALI_PHY_773__PHY_ADR_PRBS_PATTERN_MASK_1
+
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PWR_RDC_DISABLE_1_MASK       0x01000000U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PWR_RDC_DISABLE_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PWR_RDC_DISABLE_1_WIDTH               1U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PWR_RDC_DISABLE_1_WOCLR               0U
+#define LPDDR4__DENALI_PHY_773__PHY_ADR_PWR_RDC_DISABLE_1_WOSET               0U
+#define LPDDR4__PHY_ADR_PWR_RDC_DISABLE_1__REG DENALI_PHY_773
+#define LPDDR4__PHY_ADR_PWR_RDC_DISABLE_1__FLD LPDDR4__DENALI_PHY_773__PHY_ADR_PWR_RDC_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_774_READ_MASK                             0x01070301U
+#define LPDDR4__DENALI_PHY_774_WRITE_MASK                            0x01070301U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_MASK 0x00000001U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_SHIFT     0U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_WIDTH     1U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_WOCLR     0U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1_WOSET     0U
+#define LPDDR4__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1__REG DENALI_PHY_774
+#define LPDDR4__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1__FLD LPDDR4__DENALI_PHY_774__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_TYPE_1_MASK                  0x00000300U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_TYPE_1_SHIFT                          8U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_TYPE_1_WIDTH                          2U
+#define LPDDR4__PHY_ADR_TYPE_1__REG DENALI_PHY_774
+#define LPDDR4__PHY_ADR_TYPE_1__FLD LPDDR4__DENALI_PHY_774__PHY_ADR_TYPE_1
+
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_WRADDR_SHIFT_OBS_1_MASK      0x00070000U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_WRADDR_SHIFT_OBS_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_WRADDR_SHIFT_OBS_1_WIDTH              3U
+#define LPDDR4__PHY_ADR_WRADDR_SHIFT_OBS_1__REG DENALI_PHY_774
+#define LPDDR4__PHY_ADR_WRADDR_SHIFT_OBS_1__FLD LPDDR4__DENALI_PHY_774__PHY_ADR_WRADDR_SHIFT_OBS_1
+
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_IE_MODE_1_MASK               0x01000000U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_IE_MODE_1_SHIFT                      24U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_IE_MODE_1_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_IE_MODE_1_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_774__PHY_ADR_IE_MODE_1_WOSET                       0U
+#define LPDDR4__PHY_ADR_IE_MODE_1__REG DENALI_PHY_774
+#define LPDDR4__PHY_ADR_IE_MODE_1__FLD LPDDR4__DENALI_PHY_774__PHY_ADR_IE_MODE_1
+
+#define LPDDR4__DENALI_PHY_775_READ_MASK                             0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_775_WRITE_MASK                            0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_775__PHY_ADR_DDL_MODE_1_MASK              0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_775__PHY_ADR_DDL_MODE_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_775__PHY_ADR_DDL_MODE_1_WIDTH                     27U
+#define LPDDR4__PHY_ADR_DDL_MODE_1__REG DENALI_PHY_775
+#define LPDDR4__PHY_ADR_DDL_MODE_1__FLD LPDDR4__DENALI_PHY_775__PHY_ADR_DDL_MODE_1
+
+#define LPDDR4__DENALI_PHY_776_READ_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PHY_776_WRITE_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_776__PHY_ADR_DDL_MASK_1_MASK              0x0000003FU
+#define LPDDR4__DENALI_PHY_776__PHY_ADR_DDL_MASK_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_776__PHY_ADR_DDL_MASK_1_WIDTH                      6U
+#define LPDDR4__PHY_ADR_DDL_MASK_1__REG DENALI_PHY_776
+#define LPDDR4__PHY_ADR_DDL_MASK_1__FLD LPDDR4__DENALI_PHY_776__PHY_ADR_DDL_MASK_1
+
+#define LPDDR4__DENALI_PHY_777_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_777_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_777__PHY_ADR_DDL_TEST_OBS_1_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_777__PHY_ADR_DDL_TEST_OBS_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_777__PHY_ADR_DDL_TEST_OBS_1_WIDTH                 32U
+#define LPDDR4__PHY_ADR_DDL_TEST_OBS_1__REG DENALI_PHY_777
+#define LPDDR4__PHY_ADR_DDL_TEST_OBS_1__FLD LPDDR4__DENALI_PHY_777__PHY_ADR_DDL_TEST_OBS_1
+
+#define LPDDR4__DENALI_PHY_778_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_778_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_778__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1_MASK 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_778__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_778__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1_WIDTH        32U
+#define LPDDR4__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1__REG DENALI_PHY_778
+#define LPDDR4__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1__FLD LPDDR4__DENALI_PHY_778__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1
+
+#define LPDDR4__DENALI_PHY_779_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_779_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_START_1_MASK           0x000007FFU
+#define LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_START_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_START_1_WIDTH                  11U
+#define LPDDR4__PHY_ADR_CALVL_START_1__REG DENALI_PHY_779
+#define LPDDR4__PHY_ADR_CALVL_START_1__FLD LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_START_1
+
+#define LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_COARSE_DLY_1_MASK      0x07FF0000U
+#define LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_COARSE_DLY_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_COARSE_DLY_1_WIDTH             11U
+#define LPDDR4__PHY_ADR_CALVL_COARSE_DLY_1__REG DENALI_PHY_779
+#define LPDDR4__PHY_ADR_CALVL_COARSE_DLY_1__FLD LPDDR4__DENALI_PHY_779__PHY_ADR_CALVL_COARSE_DLY_1
+
+#define LPDDR4__DENALI_PHY_780_READ_MASK                             0x000007FFU
+#define LPDDR4__DENALI_PHY_780_WRITE_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_780__PHY_ADR_CALVL_QTR_1_MASK             0x000007FFU
+#define LPDDR4__DENALI_PHY_780__PHY_ADR_CALVL_QTR_1_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_780__PHY_ADR_CALVL_QTR_1_WIDTH                    11U
+#define LPDDR4__PHY_ADR_CALVL_QTR_1__REG DENALI_PHY_780
+#define LPDDR4__PHY_ADR_CALVL_QTR_1__FLD LPDDR4__DENALI_PHY_780__PHY_ADR_CALVL_QTR_1
+
+#define LPDDR4__DENALI_PHY_781_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_781_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_781__PHY_ADR_CALVL_SWIZZLE0_1_MASK        0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_781__PHY_ADR_CALVL_SWIZZLE0_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_781__PHY_ADR_CALVL_SWIZZLE0_1_WIDTH               24U
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE0_1__REG DENALI_PHY_781
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE0_1__FLD LPDDR4__DENALI_PHY_781__PHY_ADR_CALVL_SWIZZLE0_1
+
+#define LPDDR4__DENALI_PHY_782_READ_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_782_WRITE_MASK                            0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_SWIZZLE1_1_MASK        0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_SWIZZLE1_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_SWIZZLE1_1_WIDTH               24U
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE1_1__REG DENALI_PHY_782
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE1_1__FLD LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_SWIZZLE1_1
+
+#define LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_RANK_CTRL_1_MASK       0x03000000U
+#define LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_RANK_CTRL_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_RANK_CTRL_1_WIDTH               2U
+#define LPDDR4__PHY_ADR_CALVL_RANK_CTRL_1__REG DENALI_PHY_782
+#define LPDDR4__PHY_ADR_CALVL_RANK_CTRL_1__FLD LPDDR4__DENALI_PHY_782__PHY_ADR_CALVL_RANK_CTRL_1
+
+#define LPDDR4__DENALI_PHY_783_READ_MASK                             0x01FF0F03U
+#define LPDDR4__DENALI_PHY_783_WRITE_MASK                            0x01FF0F03U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_NUM_PATTERNS_1_MASK    0x00000003U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_NUM_PATTERNS_1_SHIFT            0U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_NUM_PATTERNS_1_WIDTH            2U
+#define LPDDR4__PHY_ADR_CALVL_NUM_PATTERNS_1__REG DENALI_PHY_783
+#define LPDDR4__PHY_ADR_CALVL_NUM_PATTERNS_1__FLD LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_NUM_PATTERNS_1
+
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_RESP_WAIT_CNT_1_MASK   0x00000F00U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_RESP_WAIT_CNT_1_SHIFT           8U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_RESP_WAIT_CNT_1_WIDTH           4U
+#define LPDDR4__PHY_ADR_CALVL_RESP_WAIT_CNT_1__REG DENALI_PHY_783
+#define LPDDR4__PHY_ADR_CALVL_RESP_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_RESP_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_PERIODIC_START_OFFSET_1_MASK 0x01FF0000U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_PERIODIC_START_OFFSET_1_SHIFT  16U
+#define LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_PERIODIC_START_OFFSET_1_WIDTH   9U
+#define LPDDR4__PHY_ADR_CALVL_PERIODIC_START_OFFSET_1__REG DENALI_PHY_783
+#define LPDDR4__PHY_ADR_CALVL_PERIODIC_START_OFFSET_1__FLD LPDDR4__DENALI_PHY_783__PHY_ADR_CALVL_PERIODIC_START_OFFSET_1
+
+#define LPDDR4__DENALI_PHY_784_READ_MASK                             0x07000001U
+#define LPDDR4__DENALI_PHY_784_WRITE_MASK                            0x07000001U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_DEBUG_MODE_1_MASK      0x00000001U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_DEBUG_MODE_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_DEBUG_MODE_1_WIDTH              1U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_DEBUG_MODE_1_WOCLR              0U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_DEBUG_MODE_1_WOSET              0U
+#define LPDDR4__PHY_ADR_CALVL_DEBUG_MODE_1__REG DENALI_PHY_784
+#define LPDDR4__PHY_ADR_CALVL_DEBUG_MODE_1__FLD LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_DEBUG_MODE_1
+
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_DEBUG_CONT_1_MASK   0x00000100U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_DEBUG_CONT_1_SHIFT           8U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_DEBUG_CONT_1_WIDTH           1U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_DEBUG_CONT_1_WOCLR           0U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_DEBUG_CONT_1_WOSET           0U
+#define LPDDR4__SC_PHY_ADR_CALVL_DEBUG_CONT_1__REG DENALI_PHY_784
+#define LPDDR4__SC_PHY_ADR_CALVL_DEBUG_CONT_1__FLD LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_DEBUG_CONT_1
+
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_ERROR_CLR_1_MASK    0x00010000U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_ERROR_CLR_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_ERROR_CLR_1_WIDTH            1U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_ERROR_CLR_1_WOCLR            0U
+#define LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_ERROR_CLR_1_WOSET            0U
+#define LPDDR4__SC_PHY_ADR_CALVL_ERROR_CLR_1__REG DENALI_PHY_784
+#define LPDDR4__SC_PHY_ADR_CALVL_ERROR_CLR_1__FLD LPDDR4__DENALI_PHY_784__SC_PHY_ADR_CALVL_ERROR_CLR_1
+
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_OBS_SELECT_1_MASK      0x07000000U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_OBS_SELECT_1_SHIFT             24U
+#define LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_OBS_SELECT_1_WIDTH              3U
+#define LPDDR4__PHY_ADR_CALVL_OBS_SELECT_1__REG DENALI_PHY_784
+#define LPDDR4__PHY_ADR_CALVL_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_784__PHY_ADR_CALVL_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_785_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_785_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_785__PHY_ADR_CALVL_OBS0_1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_785__PHY_ADR_CALVL_OBS0_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_785__PHY_ADR_CALVL_OBS0_1_WIDTH                   32U
+#define LPDDR4__PHY_ADR_CALVL_OBS0_1__REG DENALI_PHY_785
+#define LPDDR4__PHY_ADR_CALVL_OBS0_1__FLD LPDDR4__DENALI_PHY_785__PHY_ADR_CALVL_OBS0_1
+
+#define LPDDR4__DENALI_PHY_786_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_786_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_786__PHY_ADR_CALVL_OBS1_1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_786__PHY_ADR_CALVL_OBS1_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_786__PHY_ADR_CALVL_OBS1_1_WIDTH                   32U
+#define LPDDR4__PHY_ADR_CALVL_OBS1_1__REG DENALI_PHY_786
+#define LPDDR4__PHY_ADR_CALVL_OBS1_1__FLD LPDDR4__DENALI_PHY_786__PHY_ADR_CALVL_OBS1_1
+
+#define LPDDR4__DENALI_PHY_787_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_787_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_787__PHY_ADR_CALVL_OBS2_1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_787__PHY_ADR_CALVL_OBS2_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_787__PHY_ADR_CALVL_OBS2_1_WIDTH                   32U
+#define LPDDR4__PHY_ADR_CALVL_OBS2_1__REG DENALI_PHY_787
+#define LPDDR4__PHY_ADR_CALVL_OBS2_1__FLD LPDDR4__DENALI_PHY_787__PHY_ADR_CALVL_OBS2_1
+
+#define LPDDR4__DENALI_PHY_788_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_788_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_788__PHY_ADR_CALVL_FG_0_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_788__PHY_ADR_CALVL_FG_0_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_788__PHY_ADR_CALVL_FG_0_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_0_1__REG DENALI_PHY_788
+#define LPDDR4__PHY_ADR_CALVL_FG_0_1__FLD LPDDR4__DENALI_PHY_788__PHY_ADR_CALVL_FG_0_1
+
+#define LPDDR4__DENALI_PHY_789_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_789_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_789__PHY_ADR_CALVL_BG_0_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_789__PHY_ADR_CALVL_BG_0_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_789__PHY_ADR_CALVL_BG_0_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_0_1__REG DENALI_PHY_789
+#define LPDDR4__PHY_ADR_CALVL_BG_0_1__FLD LPDDR4__DENALI_PHY_789__PHY_ADR_CALVL_BG_0_1
+
+#define LPDDR4__DENALI_PHY_790_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_790_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_790__PHY_ADR_CALVL_FG_1_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_790__PHY_ADR_CALVL_FG_1_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_790__PHY_ADR_CALVL_FG_1_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_1_1__REG DENALI_PHY_790
+#define LPDDR4__PHY_ADR_CALVL_FG_1_1__FLD LPDDR4__DENALI_PHY_790__PHY_ADR_CALVL_FG_1_1
+
+#define LPDDR4__DENALI_PHY_791_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_791_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_791__PHY_ADR_CALVL_BG_1_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_791__PHY_ADR_CALVL_BG_1_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_791__PHY_ADR_CALVL_BG_1_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_1_1__REG DENALI_PHY_791
+#define LPDDR4__PHY_ADR_CALVL_BG_1_1__FLD LPDDR4__DENALI_PHY_791__PHY_ADR_CALVL_BG_1_1
+
+#define LPDDR4__DENALI_PHY_792_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_792_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_792__PHY_ADR_CALVL_FG_2_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_792__PHY_ADR_CALVL_FG_2_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_792__PHY_ADR_CALVL_FG_2_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_2_1__REG DENALI_PHY_792
+#define LPDDR4__PHY_ADR_CALVL_FG_2_1__FLD LPDDR4__DENALI_PHY_792__PHY_ADR_CALVL_FG_2_1
+
+#define LPDDR4__DENALI_PHY_793_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_793_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_793__PHY_ADR_CALVL_BG_2_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_793__PHY_ADR_CALVL_BG_2_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_793__PHY_ADR_CALVL_BG_2_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_2_1__REG DENALI_PHY_793
+#define LPDDR4__PHY_ADR_CALVL_BG_2_1__FLD LPDDR4__DENALI_PHY_793__PHY_ADR_CALVL_BG_2_1
+
+#define LPDDR4__DENALI_PHY_794_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_794_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_794__PHY_ADR_CALVL_FG_3_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_794__PHY_ADR_CALVL_FG_3_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_794__PHY_ADR_CALVL_FG_3_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_FG_3_1__REG DENALI_PHY_794
+#define LPDDR4__PHY_ADR_CALVL_FG_3_1__FLD LPDDR4__DENALI_PHY_794__PHY_ADR_CALVL_FG_3_1
+
+#define LPDDR4__DENALI_PHY_795_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_795_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_795__PHY_ADR_CALVL_BG_3_1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_795__PHY_ADR_CALVL_BG_3_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_795__PHY_ADR_CALVL_BG_3_1_WIDTH                   20U
+#define LPDDR4__PHY_ADR_CALVL_BG_3_1__REG DENALI_PHY_795
+#define LPDDR4__PHY_ADR_CALVL_BG_3_1__FLD LPDDR4__DENALI_PHY_795__PHY_ADR_CALVL_BG_3_1
+
+#define LPDDR4__DENALI_PHY_796_READ_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_796_WRITE_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_796__PHY_ADR_ADDR_SEL_1_MASK              0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_796__PHY_ADR_ADDR_SEL_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_796__PHY_ADR_ADDR_SEL_1_WIDTH                     30U
+#define LPDDR4__PHY_ADR_ADDR_SEL_1__REG DENALI_PHY_796
+#define LPDDR4__PHY_ADR_ADDR_SEL_1__FLD LPDDR4__DENALI_PHY_796__PHY_ADR_ADDR_SEL_1
+
+#define LPDDR4__DENALI_PHY_797_READ_MASK                             0x3F3F03FFU
+#define LPDDR4__DENALI_PHY_797_WRITE_MASK                            0x3F3F03FFU
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_LP4_BOOT_SLV_DELAY_1_MASK    0x000003FFU
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_LP4_BOOT_SLV_DELAY_1_SHIFT            0U
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_LP4_BOOT_SLV_DELAY_1_WIDTH           10U
+#define LPDDR4__PHY_ADR_LP4_BOOT_SLV_DELAY_1__REG DENALI_PHY_797
+#define LPDDR4__PHY_ADR_LP4_BOOT_SLV_DELAY_1__FLD LPDDR4__DENALI_PHY_797__PHY_ADR_LP4_BOOT_SLV_DELAY_1
+
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_BIT_MASK_1_MASK              0x003F0000U
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_BIT_MASK_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_BIT_MASK_1_WIDTH                      6U
+#define LPDDR4__PHY_ADR_BIT_MASK_1__REG DENALI_PHY_797
+#define LPDDR4__PHY_ADR_BIT_MASK_1__FLD LPDDR4__DENALI_PHY_797__PHY_ADR_BIT_MASK_1
+
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_SEG_MASK_1_MASK              0x3F000000U
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_SEG_MASK_1_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_797__PHY_ADR_SEG_MASK_1_WIDTH                      6U
+#define LPDDR4__PHY_ADR_SEG_MASK_1__REG DENALI_PHY_797
+#define LPDDR4__PHY_ADR_SEG_MASK_1__FLD LPDDR4__DENALI_PHY_797__PHY_ADR_SEG_MASK_1
+
+#define LPDDR4__DENALI_PHY_798_READ_MASK                             0x3F0F3F3FU
+#define LPDDR4__DENALI_PHY_798_WRITE_MASK                            0x3F0F3F3FU
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_CALVL_TRAIN_MASK_1_MASK      0x0000003FU
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_CALVL_TRAIN_MASK_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_CALVL_TRAIN_MASK_1_WIDTH              6U
+#define LPDDR4__PHY_ADR_CALVL_TRAIN_MASK_1__REG DENALI_PHY_798
+#define LPDDR4__PHY_ADR_CALVL_TRAIN_MASK_1__FLD LPDDR4__DENALI_PHY_798__PHY_ADR_CALVL_TRAIN_MASK_1
+
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_CSLVL_TRAIN_MASK_1_MASK      0x00003F00U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_CSLVL_TRAIN_MASK_1_SHIFT              8U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_CSLVL_TRAIN_MASK_1_WIDTH              6U
+#define LPDDR4__PHY_ADR_CSLVL_TRAIN_MASK_1__REG DENALI_PHY_798
+#define LPDDR4__PHY_ADR_CSLVL_TRAIN_MASK_1__FLD LPDDR4__DENALI_PHY_798__PHY_ADR_CSLVL_TRAIN_MASK_1
+
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_STATIC_TOG_DISABLE_1_MASK    0x000F0000U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_STATIC_TOG_DISABLE_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_STATIC_TOG_DISABLE_1_WIDTH            4U
+#define LPDDR4__PHY_ADR_STATIC_TOG_DISABLE_1__REG DENALI_PHY_798
+#define LPDDR4__PHY_ADR_STATIC_TOG_DISABLE_1__FLD LPDDR4__DENALI_PHY_798__PHY_ADR_STATIC_TOG_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_SW_TXIO_CTRL_1_MASK          0x3F000000U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_SW_TXIO_CTRL_1_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_798__PHY_ADR_SW_TXIO_CTRL_1_WIDTH                  6U
+#define LPDDR4__PHY_ADR_SW_TXIO_CTRL_1__REG DENALI_PHY_798
+#define LPDDR4__PHY_ADR_SW_TXIO_CTRL_1__FLD LPDDR4__DENALI_PHY_798__PHY_ADR_SW_TXIO_CTRL_1
+
+#define LPDDR4__DENALI_PHY_799_READ_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PHY_799_WRITE_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_799__PHY_ADR_SW_TXPWR_CTRL_1_MASK         0x0000003FU
+#define LPDDR4__DENALI_PHY_799__PHY_ADR_SW_TXPWR_CTRL_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_799__PHY_ADR_SW_TXPWR_CTRL_1_WIDTH                 6U
+#define LPDDR4__PHY_ADR_SW_TXPWR_CTRL_1__REG DENALI_PHY_799
+#define LPDDR4__PHY_ADR_SW_TXPWR_CTRL_1__FLD LPDDR4__DENALI_PHY_799__PHY_ADR_SW_TXPWR_CTRL_1
+
+#define LPDDR4__DENALI_PHY_800_READ_MASK                             0x0707FFFFU
+#define LPDDR4__DENALI_PHY_800_WRITE_MASK                            0x0707FFFFU
+#define LPDDR4__DENALI_PHY_800__PHY_ADR_TSEL_SELECT_1_MASK           0x000000FFU
+#define LPDDR4__DENALI_PHY_800__PHY_ADR_TSEL_SELECT_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_800__PHY_ADR_TSEL_SELECT_1_WIDTH                   8U
+#define LPDDR4__PHY_ADR_TSEL_SELECT_1__REG DENALI_PHY_800
+#define LPDDR4__PHY_ADR_TSEL_SELECT_1__FLD LPDDR4__DENALI_PHY_800__PHY_ADR_TSEL_SELECT_1
+
+#define LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_IO_CFG_1_MASK            0x0007FF00U
+#define LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_IO_CFG_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_IO_CFG_1_WIDTH                   11U
+#define LPDDR4__PHY_PAD_ADR_IO_CFG_1__REG DENALI_PHY_800
+#define LPDDR4__PHY_PAD_ADR_IO_CFG_1__FLD LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_IO_CFG_1
+
+#define LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_RX_PCLK_CLK_SEL_1_MASK   0x07000000U
+#define LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_RX_PCLK_CLK_SEL_1_SHIFT          24U
+#define LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_RX_PCLK_CLK_SEL_1_WIDTH           3U
+#define LPDDR4__PHY_PAD_ADR_RX_PCLK_CLK_SEL_1__REG DENALI_PHY_800
+#define LPDDR4__PHY_PAD_ADR_RX_PCLK_CLK_SEL_1__FLD LPDDR4__DENALI_PHY_800__PHY_PAD_ADR_RX_PCLK_CLK_SEL_1
+
+#define LPDDR4__DENALI_PHY_801_READ_MASK                             0x1F07FF1FU
+#define LPDDR4__DENALI_PHY_801_WRITE_MASK                            0x1F07FF1FU
+#define LPDDR4__DENALI_PHY_801__PHY_ADR0_SW_WRADDR_SHIFT_1_MASK      0x0000001FU
+#define LPDDR4__DENALI_PHY_801__PHY_ADR0_SW_WRADDR_SHIFT_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_801__PHY_ADR0_SW_WRADDR_SHIFT_1_WIDTH              5U
+#define LPDDR4__PHY_ADR0_SW_WRADDR_SHIFT_1__REG DENALI_PHY_801
+#define LPDDR4__PHY_ADR0_SW_WRADDR_SHIFT_1__FLD LPDDR4__DENALI_PHY_801__PHY_ADR0_SW_WRADDR_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_801__PHY_ADR0_CLK_WR_SLAVE_DELAY_1_MASK   0x0007FF00U
+#define LPDDR4__DENALI_PHY_801__PHY_ADR0_CLK_WR_SLAVE_DELAY_1_SHIFT           8U
+#define LPDDR4__DENALI_PHY_801__PHY_ADR0_CLK_WR_SLAVE_DELAY_1_WIDTH          11U
+#define LPDDR4__PHY_ADR0_CLK_WR_SLAVE_DELAY_1__REG DENALI_PHY_801
+#define LPDDR4__PHY_ADR0_CLK_WR_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_801__PHY_ADR0_CLK_WR_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_801__PHY_ADR1_SW_WRADDR_SHIFT_1_MASK      0x1F000000U
+#define LPDDR4__DENALI_PHY_801__PHY_ADR1_SW_WRADDR_SHIFT_1_SHIFT             24U
+#define LPDDR4__DENALI_PHY_801__PHY_ADR1_SW_WRADDR_SHIFT_1_WIDTH              5U
+#define LPDDR4__PHY_ADR1_SW_WRADDR_SHIFT_1__REG DENALI_PHY_801
+#define LPDDR4__PHY_ADR1_SW_WRADDR_SHIFT_1__FLD LPDDR4__DENALI_PHY_801__PHY_ADR1_SW_WRADDR_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_802_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_802_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_802__PHY_ADR1_CLK_WR_SLAVE_DELAY_1_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_802__PHY_ADR1_CLK_WR_SLAVE_DELAY_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_802__PHY_ADR1_CLK_WR_SLAVE_DELAY_1_WIDTH          11U
+#define LPDDR4__PHY_ADR1_CLK_WR_SLAVE_DELAY_1__REG DENALI_PHY_802
+#define LPDDR4__PHY_ADR1_CLK_WR_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_802__PHY_ADR1_CLK_WR_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_802__PHY_ADR2_SW_WRADDR_SHIFT_1_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_802__PHY_ADR2_SW_WRADDR_SHIFT_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_802__PHY_ADR2_SW_WRADDR_SHIFT_1_WIDTH              5U
+#define LPDDR4__PHY_ADR2_SW_WRADDR_SHIFT_1__REG DENALI_PHY_802
+#define LPDDR4__PHY_ADR2_SW_WRADDR_SHIFT_1__FLD LPDDR4__DENALI_PHY_802__PHY_ADR2_SW_WRADDR_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_803_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_803_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_803__PHY_ADR2_CLK_WR_SLAVE_DELAY_1_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_803__PHY_ADR2_CLK_WR_SLAVE_DELAY_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_803__PHY_ADR2_CLK_WR_SLAVE_DELAY_1_WIDTH          11U
+#define LPDDR4__PHY_ADR2_CLK_WR_SLAVE_DELAY_1__REG DENALI_PHY_803
+#define LPDDR4__PHY_ADR2_CLK_WR_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_803__PHY_ADR2_CLK_WR_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_803__PHY_ADR3_SW_WRADDR_SHIFT_1_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_803__PHY_ADR3_SW_WRADDR_SHIFT_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_803__PHY_ADR3_SW_WRADDR_SHIFT_1_WIDTH              5U
+#define LPDDR4__PHY_ADR3_SW_WRADDR_SHIFT_1__REG DENALI_PHY_803
+#define LPDDR4__PHY_ADR3_SW_WRADDR_SHIFT_1__FLD LPDDR4__DENALI_PHY_803__PHY_ADR3_SW_WRADDR_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_804_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_804_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_804__PHY_ADR3_CLK_WR_SLAVE_DELAY_1_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_804__PHY_ADR3_CLK_WR_SLAVE_DELAY_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_804__PHY_ADR3_CLK_WR_SLAVE_DELAY_1_WIDTH          11U
+#define LPDDR4__PHY_ADR3_CLK_WR_SLAVE_DELAY_1__REG DENALI_PHY_804
+#define LPDDR4__PHY_ADR3_CLK_WR_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_804__PHY_ADR3_CLK_WR_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_804__PHY_ADR4_SW_WRADDR_SHIFT_1_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_804__PHY_ADR4_SW_WRADDR_SHIFT_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_804__PHY_ADR4_SW_WRADDR_SHIFT_1_WIDTH              5U
+#define LPDDR4__PHY_ADR4_SW_WRADDR_SHIFT_1__REG DENALI_PHY_804
+#define LPDDR4__PHY_ADR4_SW_WRADDR_SHIFT_1__FLD LPDDR4__DENALI_PHY_804__PHY_ADR4_SW_WRADDR_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_805_READ_MASK                             0x001F07FFU
+#define LPDDR4__DENALI_PHY_805_WRITE_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_805__PHY_ADR4_CLK_WR_SLAVE_DELAY_1_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_805__PHY_ADR4_CLK_WR_SLAVE_DELAY_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_805__PHY_ADR4_CLK_WR_SLAVE_DELAY_1_WIDTH          11U
+#define LPDDR4__PHY_ADR4_CLK_WR_SLAVE_DELAY_1__REG DENALI_PHY_805
+#define LPDDR4__PHY_ADR4_CLK_WR_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_805__PHY_ADR4_CLK_WR_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_805__PHY_ADR5_SW_WRADDR_SHIFT_1_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_805__PHY_ADR5_SW_WRADDR_SHIFT_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_805__PHY_ADR5_SW_WRADDR_SHIFT_1_WIDTH              5U
+#define LPDDR4__PHY_ADR5_SW_WRADDR_SHIFT_1__REG DENALI_PHY_805
+#define LPDDR4__PHY_ADR5_SW_WRADDR_SHIFT_1__FLD LPDDR4__DENALI_PHY_805__PHY_ADR5_SW_WRADDR_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_806_READ_MASK                             0x000F07FFU
+#define LPDDR4__DENALI_PHY_806_WRITE_MASK                            0x000F07FFU
+#define LPDDR4__DENALI_PHY_806__PHY_ADR5_CLK_WR_SLAVE_DELAY_1_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_806__PHY_ADR5_CLK_WR_SLAVE_DELAY_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_806__PHY_ADR5_CLK_WR_SLAVE_DELAY_1_WIDTH          11U
+#define LPDDR4__PHY_ADR5_CLK_WR_SLAVE_DELAY_1__REG DENALI_PHY_806
+#define LPDDR4__PHY_ADR5_CLK_WR_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_806__PHY_ADR5_CLK_WR_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_806__PHY_ADR_SW_MASTER_MODE_1_MASK        0x000F0000U
+#define LPDDR4__DENALI_PHY_806__PHY_ADR_SW_MASTER_MODE_1_SHIFT               16U
+#define LPDDR4__DENALI_PHY_806__PHY_ADR_SW_MASTER_MODE_1_WIDTH                4U
+#define LPDDR4__PHY_ADR_SW_MASTER_MODE_1__REG DENALI_PHY_806
+#define LPDDR4__PHY_ADR_SW_MASTER_MODE_1__FLD LPDDR4__DENALI_PHY_806__PHY_ADR_SW_MASTER_MODE_1
+
+#define LPDDR4__DENALI_PHY_807_READ_MASK                             0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_807_WRITE_MASK                            0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_START_1_MASK    0x000007FFU
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_START_1_SHIFT            0U
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_START_1_WIDTH           11U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_START_1__REG DENALI_PHY_807
+#define LPDDR4__PHY_ADR_MASTER_DELAY_START_1__FLD LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_START_1
+
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_STEP_1_MASK     0x003F0000U
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_STEP_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_STEP_1_WIDTH             6U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_STEP_1__REG DENALI_PHY_807
+#define LPDDR4__PHY_ADR_MASTER_DELAY_STEP_1__FLD LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_STEP_1
+
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_WAIT_1_MASK     0xFF000000U
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_WAIT_1_SHIFT            24U
+#define LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_WAIT_1_WIDTH             8U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_WAIT_1__REG DENALI_PHY_807
+#define LPDDR4__PHY_ADR_MASTER_DELAY_WAIT_1__FLD LPDDR4__DENALI_PHY_807__PHY_ADR_MASTER_DELAY_WAIT_1
+
+#define LPDDR4__DENALI_PHY_808_READ_MASK                             0x0103FFFFU
+#define LPDDR4__DENALI_PHY_808_WRITE_MASK                            0x0103FFFFU
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_MASTER_DELAY_HALF_MEASURE_1_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_MASTER_DELAY_HALF_MEASURE_1_SHIFT     0U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_MASTER_DELAY_HALF_MEASURE_1_WIDTH     8U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_HALF_MEASURE_1__REG DENALI_PHY_808
+#define LPDDR4__PHY_ADR_MASTER_DELAY_HALF_MEASURE_1__FLD LPDDR4__DENALI_PHY_808__PHY_ADR_MASTER_DELAY_HALF_MEASURE_1
+
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_1_MASK      0x0003FF00U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_1_SHIFT              8U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_1_WIDTH             10U
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_1__REG DENALI_PHY_808
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_1__FLD LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_1
+
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_EN_1_MASK   0x01000000U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_EN_1_SHIFT          24U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_EN_1_WIDTH           1U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_EN_1_WOCLR           0U
+#define LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_EN_1_WOSET           0U
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_EN_1__REG DENALI_PHY_808
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_EN_1__FLD LPDDR4__DENALI_PHY_808__PHY_ADR_SW_CALVL_DVW_MIN_EN_1
+
+#define LPDDR4__DENALI_PHY_809_READ_MASK                             0x0000000FU
+#define LPDDR4__DENALI_PHY_809_WRITE_MASK                            0x0000000FU
+#define LPDDR4__DENALI_PHY_809__PHY_ADR_CALVL_DLY_STEP_1_MASK        0x0000000FU
+#define LPDDR4__DENALI_PHY_809__PHY_ADR_CALVL_DLY_STEP_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_809__PHY_ADR_CALVL_DLY_STEP_1_WIDTH                4U
+#define LPDDR4__PHY_ADR_CALVL_DLY_STEP_1__REG DENALI_PHY_809
+#define LPDDR4__PHY_ADR_CALVL_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_809__PHY_ADR_CALVL_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_810_READ_MASK                             0x0000010FU
+#define LPDDR4__DENALI_PHY_810_WRITE_MASK                            0x0000010FU
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_CALVL_CAPTURE_CNT_1_MASK     0x0000000FU
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_CALVL_CAPTURE_CNT_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_CALVL_CAPTURE_CNT_1_WIDTH             4U
+#define LPDDR4__PHY_ADR_CALVL_CAPTURE_CNT_1__REG DENALI_PHY_810
+#define LPDDR4__PHY_ADR_CALVL_CAPTURE_CNT_1__FLD LPDDR4__DENALI_PHY_810__PHY_ADR_CALVL_CAPTURE_CNT_1
+
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_MEAS_DLY_STEP_ENABLE_1_MASK  0x00000100U
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_MEAS_DLY_STEP_ENABLE_1_SHIFT          8U
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_MEAS_DLY_STEP_ENABLE_1_WIDTH          1U
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_MEAS_DLY_STEP_ENABLE_1_WOCLR          0U
+#define LPDDR4__DENALI_PHY_810__PHY_ADR_MEAS_DLY_STEP_ENABLE_1_WOSET          0U
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_ENABLE_1__REG DENALI_PHY_810
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_ENABLE_1__FLD LPDDR4__DENALI_PHY_810__PHY_ADR_MEAS_DLY_STEP_ENABLE_1
+
+#endif /* REG_LPDDR4_ADDRESS_SLICE_1_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_address_slice_2_macros.h b/drivers/ddr/k3/am64/lpddr4_address_slice_2_macros.h
new file mode 100644
index 0000000000..5e781e6815
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_address_slice_2_macros.h
@@ -0,0 +1,624 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_ADDRESS_SLICE_2_MACROS_H_
+#define REG_LPDDR4_ADDRESS_SLICE_2_MACROS_H_
+
+#define LPDDR4__DENALI_PHY_1024_READ_MASK                            0x000107FFU
+#define LPDDR4__DENALI_PHY_1024_WRITE_MASK                           0x000107FFU
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2_SHIFT    0U
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2_WIDTH   11U
+#define LPDDR4__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2__REG DENALI_PHY_1024
+#define LPDDR4__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_BYPASS_OVERRIDE_2_MASK  0x00010000U
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_BYPASS_OVERRIDE_2_SHIFT         16U
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_BYPASS_OVERRIDE_2_WIDTH          1U
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_BYPASS_OVERRIDE_2_WOCLR          0U
+#define LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_BYPASS_OVERRIDE_2_WOSET          0U
+#define LPDDR4__PHY_ADR_CLK_BYPASS_OVERRIDE_2__REG DENALI_PHY_1024
+#define LPDDR4__PHY_ADR_CLK_BYPASS_OVERRIDE_2__FLD LPDDR4__DENALI_PHY_1024__PHY_ADR_CLK_BYPASS_OVERRIDE_2
+
+#define LPDDR4__DENALI_PHY_1024__SC_PHY_ADR_MANUAL_CLEAR_2_MASK      0x07000000U
+#define LPDDR4__DENALI_PHY_1024__SC_PHY_ADR_MANUAL_CLEAR_2_SHIFT             24U
+#define LPDDR4__DENALI_PHY_1024__SC_PHY_ADR_MANUAL_CLEAR_2_WIDTH              3U
+#define LPDDR4__SC_PHY_ADR_MANUAL_CLEAR_2__REG DENALI_PHY_1024
+#define LPDDR4__SC_PHY_ADR_MANUAL_CLEAR_2__FLD LPDDR4__DENALI_PHY_1024__SC_PHY_ADR_MANUAL_CLEAR_2
+
+#define LPDDR4__DENALI_PHY_1025_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1025_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1025__PHY_ADR_LPBK_RESULT_OBS_2_MASK      0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1025__PHY_ADR_LPBK_RESULT_OBS_2_SHIFT              0U
+#define LPDDR4__DENALI_PHY_1025__PHY_ADR_LPBK_RESULT_OBS_2_WIDTH             32U
+#define LPDDR4__PHY_ADR_LPBK_RESULT_OBS_2__REG DENALI_PHY_1025
+#define LPDDR4__PHY_ADR_LPBK_RESULT_OBS_2__FLD LPDDR4__DENALI_PHY_1025__PHY_ADR_LPBK_RESULT_OBS_2
+
+#define LPDDR4__DENALI_PHY_1026_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1026_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_LPBK_ERROR_COUNT_OBS_2_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_LPBK_ERROR_COUNT_OBS_2_SHIFT         0U
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_LPBK_ERROR_COUNT_OBS_2_WIDTH        16U
+#define LPDDR4__PHY_ADR_LPBK_ERROR_COUNT_OBS_2__REG DENALI_PHY_1026
+#define LPDDR4__PHY_ADR_LPBK_ERROR_COUNT_OBS_2__FLD LPDDR4__DENALI_PHY_1026__PHY_ADR_LPBK_ERROR_COUNT_OBS_2
+
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_MEAS_DLY_STEP_VALUE_2_MASK  0x00FF0000U
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_MEAS_DLY_STEP_VALUE_2_SHIFT         16U
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_MEAS_DLY_STEP_VALUE_2_WIDTH          8U
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_VALUE_2__REG DENALI_PHY_1026
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_VALUE_2__FLD LPDDR4__DENALI_PHY_1026__PHY_ADR_MEAS_DLY_STEP_VALUE_2
+
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2_MASK 0x0F000000U
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2_SHIFT  24U
+#define LPDDR4__DENALI_PHY_1026__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2_WIDTH   4U
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2__REG DENALI_PHY_1026
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2__FLD LPDDR4__DENALI_PHY_1026__PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2
+
+#define LPDDR4__DENALI_PHY_1027_READ_MASK                            0xFF7F07FFU
+#define LPDDR4__DENALI_PHY_1027_WRITE_MASK                           0xFF7F07FFU
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_MASTER_DLY_LOCK_OBS_2_MASK  0x000007FFU
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_MASTER_DLY_LOCK_OBS_2_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_MASTER_DLY_LOCK_OBS_2_WIDTH         11U
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_2__REG DENALI_PHY_1027
+#define LPDDR4__PHY_ADR_MASTER_DLY_LOCK_OBS_2__FLD LPDDR4__DENALI_PHY_1027__PHY_ADR_MASTER_DLY_LOCK_OBS_2
+
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_BASE_SLV_DLY_ENC_OBS_2_MASK 0x007F0000U
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_BASE_SLV_DLY_ENC_OBS_2_SHIFT        16U
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_BASE_SLV_DLY_ENC_OBS_2_WIDTH         7U
+#define LPDDR4__PHY_ADR_BASE_SLV_DLY_ENC_OBS_2__REG DENALI_PHY_1027
+#define LPDDR4__PHY_ADR_BASE_SLV_DLY_ENC_OBS_2__FLD LPDDR4__DENALI_PHY_1027__PHY_ADR_BASE_SLV_DLY_ENC_OBS_2
+
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2_MASK 0xFF000000U
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2_SHIFT       24U
+#define LPDDR4__DENALI_PHY_1027__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2_WIDTH        8U
+#define LPDDR4__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2__REG DENALI_PHY_1027
+#define LPDDR4__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2__FLD LPDDR4__DENALI_PHY_1027__PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2
+
+#define LPDDR4__DENALI_PHY_1028_READ_MASK                            0x01000707U
+#define LPDDR4__DENALI_PHY_1028_WRITE_MASK                           0x01000707U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2_MASK 0x00000007U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2_SHIFT        0U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2_WIDTH        3U
+#define LPDDR4__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2__REG DENALI_PHY_1028
+#define LPDDR4__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2__FLD LPDDR4__DENALI_PHY_1028__PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2
+
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2_MASK 0x00000700U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2_SHIFT       8U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2_WIDTH       3U
+#define LPDDR4__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2__REG DENALI_PHY_1028
+#define LPDDR4__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2__FLD LPDDR4__DENALI_PHY_1028__PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2
+
+#define LPDDR4__DENALI_PHY_1028__SC_PHY_ADR_SNAP_OBS_REGS_2_MASK     0x00010000U
+#define LPDDR4__DENALI_PHY_1028__SC_PHY_ADR_SNAP_OBS_REGS_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1028__SC_PHY_ADR_SNAP_OBS_REGS_2_WIDTH             1U
+#define LPDDR4__DENALI_PHY_1028__SC_PHY_ADR_SNAP_OBS_REGS_2_WOCLR             0U
+#define LPDDR4__DENALI_PHY_1028__SC_PHY_ADR_SNAP_OBS_REGS_2_WOSET             0U
+#define LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_2__REG DENALI_PHY_1028
+#define LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_2__FLD LPDDR4__DENALI_PHY_1028__SC_PHY_ADR_SNAP_OBS_REGS_2
+
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_TSEL_ENABLE_2_MASK          0x01000000U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_TSEL_ENABLE_2_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_TSEL_ENABLE_2_WIDTH                  1U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_TSEL_ENABLE_2_WOCLR                  0U
+#define LPDDR4__DENALI_PHY_1028__PHY_ADR_TSEL_ENABLE_2_WOSET                  0U
+#define LPDDR4__PHY_ADR_TSEL_ENABLE_2__REG DENALI_PHY_1028
+#define LPDDR4__PHY_ADR_TSEL_ENABLE_2__FLD LPDDR4__DENALI_PHY_1028__PHY_ADR_TSEL_ENABLE_2
+
+#define LPDDR4__DENALI_PHY_1029_READ_MASK                            0x011F7F7FU
+#define LPDDR4__DENALI_PHY_1029_WRITE_MASK                           0x011F7F7FU
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_LPBK_CONTROL_2_MASK         0x0000007FU
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_LPBK_CONTROL_2_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_LPBK_CONTROL_2_WIDTH                 7U
+#define LPDDR4__PHY_ADR_LPBK_CONTROL_2__REG DENALI_PHY_1029
+#define LPDDR4__PHY_ADR_LPBK_CONTROL_2__FLD LPDDR4__DENALI_PHY_1029__PHY_ADR_LPBK_CONTROL_2
+
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_START_2_MASK   0x00007F00U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_START_2_SHIFT           8U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_START_2_WIDTH           7U
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_START_2__REG DENALI_PHY_1029
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_START_2__FLD LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_START_2
+
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_MASK_2_MASK    0x001F0000U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_MASK_2_SHIFT           16U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_MASK_2_WIDTH            5U
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_MASK_2__REG DENALI_PHY_1029
+#define LPDDR4__PHY_ADR_PRBS_PATTERN_MASK_2__FLD LPDDR4__DENALI_PHY_1029__PHY_ADR_PRBS_PATTERN_MASK_2
+
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PWR_RDC_DISABLE_2_MASK      0x01000000U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PWR_RDC_DISABLE_2_SHIFT             24U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PWR_RDC_DISABLE_2_WIDTH              1U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PWR_RDC_DISABLE_2_WOCLR              0U
+#define LPDDR4__DENALI_PHY_1029__PHY_ADR_PWR_RDC_DISABLE_2_WOSET              0U
+#define LPDDR4__PHY_ADR_PWR_RDC_DISABLE_2__REG DENALI_PHY_1029
+#define LPDDR4__PHY_ADR_PWR_RDC_DISABLE_2__FLD LPDDR4__DENALI_PHY_1029__PHY_ADR_PWR_RDC_DISABLE_2
+
+#define LPDDR4__DENALI_PHY_1030_READ_MASK                            0x01070301U
+#define LPDDR4__DENALI_PHY_1030_WRITE_MASK                           0x01070301U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_MASK 0x00000001U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_SHIFT    0U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_WIDTH    1U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_WOCLR    0U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2_WOSET    0U
+#define LPDDR4__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2__REG DENALI_PHY_1030
+#define LPDDR4__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2__FLD LPDDR4__DENALI_PHY_1030__PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2
+
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_TYPE_2_MASK                 0x00000300U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_TYPE_2_SHIFT                         8U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_TYPE_2_WIDTH                         2U
+#define LPDDR4__PHY_ADR_TYPE_2__REG DENALI_PHY_1030
+#define LPDDR4__PHY_ADR_TYPE_2__FLD LPDDR4__DENALI_PHY_1030__PHY_ADR_TYPE_2
+
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_WRADDR_SHIFT_OBS_2_MASK     0x00070000U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_WRADDR_SHIFT_OBS_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_WRADDR_SHIFT_OBS_2_WIDTH             3U
+#define LPDDR4__PHY_ADR_WRADDR_SHIFT_OBS_2__REG DENALI_PHY_1030
+#define LPDDR4__PHY_ADR_WRADDR_SHIFT_OBS_2__FLD LPDDR4__DENALI_PHY_1030__PHY_ADR_WRADDR_SHIFT_OBS_2
+
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_IE_MODE_2_MASK              0x01000000U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_IE_MODE_2_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_IE_MODE_2_WIDTH                      1U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_IE_MODE_2_WOCLR                      0U
+#define LPDDR4__DENALI_PHY_1030__PHY_ADR_IE_MODE_2_WOSET                      0U
+#define LPDDR4__PHY_ADR_IE_MODE_2__REG DENALI_PHY_1030
+#define LPDDR4__PHY_ADR_IE_MODE_2__FLD LPDDR4__DENALI_PHY_1030__PHY_ADR_IE_MODE_2
+
+#define LPDDR4__DENALI_PHY_1031_READ_MASK                            0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_1031_WRITE_MASK                           0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_1031__PHY_ADR_DDL_MODE_2_MASK             0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_1031__PHY_ADR_DDL_MODE_2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1031__PHY_ADR_DDL_MODE_2_WIDTH                    27U
+#define LPDDR4__PHY_ADR_DDL_MODE_2__REG DENALI_PHY_1031
+#define LPDDR4__PHY_ADR_DDL_MODE_2__FLD LPDDR4__DENALI_PHY_1031__PHY_ADR_DDL_MODE_2
+
+#define LPDDR4__DENALI_PHY_1032_READ_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_1032_WRITE_MASK                           0x0000003FU
+#define LPDDR4__DENALI_PHY_1032__PHY_ADR_DDL_MASK_2_MASK             0x0000003FU
+#define LPDDR4__DENALI_PHY_1032__PHY_ADR_DDL_MASK_2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1032__PHY_ADR_DDL_MASK_2_WIDTH                     6U
+#define LPDDR4__PHY_ADR_DDL_MASK_2__REG DENALI_PHY_1032
+#define LPDDR4__PHY_ADR_DDL_MASK_2__FLD LPDDR4__DENALI_PHY_1032__PHY_ADR_DDL_MASK_2
+
+#define LPDDR4__DENALI_PHY_1033_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1033_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1033__PHY_ADR_DDL_TEST_OBS_2_MASK         0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1033__PHY_ADR_DDL_TEST_OBS_2_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1033__PHY_ADR_DDL_TEST_OBS_2_WIDTH                32U
+#define LPDDR4__PHY_ADR_DDL_TEST_OBS_2__REG DENALI_PHY_1033
+#define LPDDR4__PHY_ADR_DDL_TEST_OBS_2__FLD LPDDR4__DENALI_PHY_1033__PHY_ADR_DDL_TEST_OBS_2
+
+#define LPDDR4__DENALI_PHY_1034_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1034_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1034__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2_MASK 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1034__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2_SHIFT        0U
+#define LPDDR4__DENALI_PHY_1034__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2_WIDTH       32U
+#define LPDDR4__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2__REG DENALI_PHY_1034
+#define LPDDR4__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2__FLD LPDDR4__DENALI_PHY_1034__PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2
+
+#define LPDDR4__DENALI_PHY_1035_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1035_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_START_2_MASK          0x000007FFU
+#define LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_START_2_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_START_2_WIDTH                 11U
+#define LPDDR4__PHY_ADR_CALVL_START_2__REG DENALI_PHY_1035
+#define LPDDR4__PHY_ADR_CALVL_START_2__FLD LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_START_2
+
+#define LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_COARSE_DLY_2_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_COARSE_DLY_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_COARSE_DLY_2_WIDTH            11U
+#define LPDDR4__PHY_ADR_CALVL_COARSE_DLY_2__REG DENALI_PHY_1035
+#define LPDDR4__PHY_ADR_CALVL_COARSE_DLY_2__FLD LPDDR4__DENALI_PHY_1035__PHY_ADR_CALVL_COARSE_DLY_2
+
+#define LPDDR4__DENALI_PHY_1036_READ_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_1036_WRITE_MASK                           0x000007FFU
+#define LPDDR4__DENALI_PHY_1036__PHY_ADR_CALVL_QTR_2_MASK            0x000007FFU
+#define LPDDR4__DENALI_PHY_1036__PHY_ADR_CALVL_QTR_2_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1036__PHY_ADR_CALVL_QTR_2_WIDTH                   11U
+#define LPDDR4__PHY_ADR_CALVL_QTR_2__REG DENALI_PHY_1036
+#define LPDDR4__PHY_ADR_CALVL_QTR_2__FLD LPDDR4__DENALI_PHY_1036__PHY_ADR_CALVL_QTR_2
+
+#define LPDDR4__DENALI_PHY_1037_READ_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1037_WRITE_MASK                           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1037__PHY_ADR_CALVL_SWIZZLE0_2_MASK       0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1037__PHY_ADR_CALVL_SWIZZLE0_2_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1037__PHY_ADR_CALVL_SWIZZLE0_2_WIDTH              24U
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE0_2__REG DENALI_PHY_1037
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE0_2__FLD LPDDR4__DENALI_PHY_1037__PHY_ADR_CALVL_SWIZZLE0_2
+
+#define LPDDR4__DENALI_PHY_1038_READ_MASK                            0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_1038_WRITE_MASK                           0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_SWIZZLE1_2_MASK       0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_SWIZZLE1_2_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_SWIZZLE1_2_WIDTH              24U
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE1_2__REG DENALI_PHY_1038
+#define LPDDR4__PHY_ADR_CALVL_SWIZZLE1_2__FLD LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_SWIZZLE1_2
+
+#define LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_RANK_CTRL_2_MASK      0x03000000U
+#define LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_RANK_CTRL_2_SHIFT             24U
+#define LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_RANK_CTRL_2_WIDTH              2U
+#define LPDDR4__PHY_ADR_CALVL_RANK_CTRL_2__REG DENALI_PHY_1038
+#define LPDDR4__PHY_ADR_CALVL_RANK_CTRL_2__FLD LPDDR4__DENALI_PHY_1038__PHY_ADR_CALVL_RANK_CTRL_2
+
+#define LPDDR4__DENALI_PHY_1039_READ_MASK                            0x01FF0F03U
+#define LPDDR4__DENALI_PHY_1039_WRITE_MASK                           0x01FF0F03U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_NUM_PATTERNS_2_MASK   0x00000003U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_NUM_PATTERNS_2_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_NUM_PATTERNS_2_WIDTH           2U
+#define LPDDR4__PHY_ADR_CALVL_NUM_PATTERNS_2__REG DENALI_PHY_1039
+#define LPDDR4__PHY_ADR_CALVL_NUM_PATTERNS_2__FLD LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_NUM_PATTERNS_2
+
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_RESP_WAIT_CNT_2_MASK  0x00000F00U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_RESP_WAIT_CNT_2_SHIFT          8U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_RESP_WAIT_CNT_2_WIDTH          4U
+#define LPDDR4__PHY_ADR_CALVL_RESP_WAIT_CNT_2__REG DENALI_PHY_1039
+#define LPDDR4__PHY_ADR_CALVL_RESP_WAIT_CNT_2__FLD LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_RESP_WAIT_CNT_2
+
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_PERIODIC_START_OFFSET_2_MASK 0x01FF0000U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_PERIODIC_START_OFFSET_2_SHIFT 16U
+#define LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_PERIODIC_START_OFFSET_2_WIDTH  9U
+#define LPDDR4__PHY_ADR_CALVL_PERIODIC_START_OFFSET_2__REG DENALI_PHY_1039
+#define LPDDR4__PHY_ADR_CALVL_PERIODIC_START_OFFSET_2__FLD LPDDR4__DENALI_PHY_1039__PHY_ADR_CALVL_PERIODIC_START_OFFSET_2
+
+#define LPDDR4__DENALI_PHY_1040_READ_MASK                            0x07000001U
+#define LPDDR4__DENALI_PHY_1040_WRITE_MASK                           0x07000001U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_DEBUG_MODE_2_MASK     0x00000001U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_DEBUG_MODE_2_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_DEBUG_MODE_2_WIDTH             1U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_DEBUG_MODE_2_WOCLR             0U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_DEBUG_MODE_2_WOSET             0U
+#define LPDDR4__PHY_ADR_CALVL_DEBUG_MODE_2__REG DENALI_PHY_1040
+#define LPDDR4__PHY_ADR_CALVL_DEBUG_MODE_2__FLD LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_DEBUG_MODE_2
+
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_DEBUG_CONT_2_MASK  0x00000100U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_DEBUG_CONT_2_SHIFT          8U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_DEBUG_CONT_2_WIDTH          1U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_DEBUG_CONT_2_WOCLR          0U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_DEBUG_CONT_2_WOSET          0U
+#define LPDDR4__SC_PHY_ADR_CALVL_DEBUG_CONT_2__REG DENALI_PHY_1040
+#define LPDDR4__SC_PHY_ADR_CALVL_DEBUG_CONT_2__FLD LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_DEBUG_CONT_2
+
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_ERROR_CLR_2_MASK   0x00010000U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_ERROR_CLR_2_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_ERROR_CLR_2_WIDTH           1U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_ERROR_CLR_2_WOCLR           0U
+#define LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_ERROR_CLR_2_WOSET           0U
+#define LPDDR4__SC_PHY_ADR_CALVL_ERROR_CLR_2__REG DENALI_PHY_1040
+#define LPDDR4__SC_PHY_ADR_CALVL_ERROR_CLR_2__FLD LPDDR4__DENALI_PHY_1040__SC_PHY_ADR_CALVL_ERROR_CLR_2
+
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_OBS_SELECT_2_MASK     0x07000000U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_OBS_SELECT_2_SHIFT            24U
+#define LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_OBS_SELECT_2_WIDTH             3U
+#define LPDDR4__PHY_ADR_CALVL_OBS_SELECT_2__REG DENALI_PHY_1040
+#define LPDDR4__PHY_ADR_CALVL_OBS_SELECT_2__FLD LPDDR4__DENALI_PHY_1040__PHY_ADR_CALVL_OBS_SELECT_2
+
+#define LPDDR4__DENALI_PHY_1041_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1041_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1041__PHY_ADR_CALVL_OBS0_2_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1041__PHY_ADR_CALVL_OBS0_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1041__PHY_ADR_CALVL_OBS0_2_WIDTH                  32U
+#define LPDDR4__PHY_ADR_CALVL_OBS0_2__REG DENALI_PHY_1041
+#define LPDDR4__PHY_ADR_CALVL_OBS0_2__FLD LPDDR4__DENALI_PHY_1041__PHY_ADR_CALVL_OBS0_2
+
+#define LPDDR4__DENALI_PHY_1042_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1042_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1042__PHY_ADR_CALVL_OBS1_2_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1042__PHY_ADR_CALVL_OBS1_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1042__PHY_ADR_CALVL_OBS1_2_WIDTH                  32U
+#define LPDDR4__PHY_ADR_CALVL_OBS1_2__REG DENALI_PHY_1042
+#define LPDDR4__PHY_ADR_CALVL_OBS1_2__FLD LPDDR4__DENALI_PHY_1042__PHY_ADR_CALVL_OBS1_2
+
+#define LPDDR4__DENALI_PHY_1043_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1043_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1043__PHY_ADR_CALVL_OBS2_2_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1043__PHY_ADR_CALVL_OBS2_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1043__PHY_ADR_CALVL_OBS2_2_WIDTH                  32U
+#define LPDDR4__PHY_ADR_CALVL_OBS2_2__REG DENALI_PHY_1043
+#define LPDDR4__PHY_ADR_CALVL_OBS2_2__FLD LPDDR4__DENALI_PHY_1043__PHY_ADR_CALVL_OBS2_2
+
+#define LPDDR4__DENALI_PHY_1044_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1044_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1044__PHY_ADR_CALVL_FG_0_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1044__PHY_ADR_CALVL_FG_0_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1044__PHY_ADR_CALVL_FG_0_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_FG_0_2__REG DENALI_PHY_1044
+#define LPDDR4__PHY_ADR_CALVL_FG_0_2__FLD LPDDR4__DENALI_PHY_1044__PHY_ADR_CALVL_FG_0_2
+
+#define LPDDR4__DENALI_PHY_1045_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1045_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1045__PHY_ADR_CALVL_BG_0_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1045__PHY_ADR_CALVL_BG_0_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1045__PHY_ADR_CALVL_BG_0_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_BG_0_2__REG DENALI_PHY_1045
+#define LPDDR4__PHY_ADR_CALVL_BG_0_2__FLD LPDDR4__DENALI_PHY_1045__PHY_ADR_CALVL_BG_0_2
+
+#define LPDDR4__DENALI_PHY_1046_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1046_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1046__PHY_ADR_CALVL_FG_1_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1046__PHY_ADR_CALVL_FG_1_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1046__PHY_ADR_CALVL_FG_1_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_FG_1_2__REG DENALI_PHY_1046
+#define LPDDR4__PHY_ADR_CALVL_FG_1_2__FLD LPDDR4__DENALI_PHY_1046__PHY_ADR_CALVL_FG_1_2
+
+#define LPDDR4__DENALI_PHY_1047_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1047_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1047__PHY_ADR_CALVL_BG_1_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1047__PHY_ADR_CALVL_BG_1_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1047__PHY_ADR_CALVL_BG_1_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_BG_1_2__REG DENALI_PHY_1047
+#define LPDDR4__PHY_ADR_CALVL_BG_1_2__FLD LPDDR4__DENALI_PHY_1047__PHY_ADR_CALVL_BG_1_2
+
+#define LPDDR4__DENALI_PHY_1048_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1048_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1048__PHY_ADR_CALVL_FG_2_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1048__PHY_ADR_CALVL_FG_2_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1048__PHY_ADR_CALVL_FG_2_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_FG_2_2__REG DENALI_PHY_1048
+#define LPDDR4__PHY_ADR_CALVL_FG_2_2__FLD LPDDR4__DENALI_PHY_1048__PHY_ADR_CALVL_FG_2_2
+
+#define LPDDR4__DENALI_PHY_1049_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1049_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1049__PHY_ADR_CALVL_BG_2_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1049__PHY_ADR_CALVL_BG_2_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1049__PHY_ADR_CALVL_BG_2_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_BG_2_2__REG DENALI_PHY_1049
+#define LPDDR4__PHY_ADR_CALVL_BG_2_2__FLD LPDDR4__DENALI_PHY_1049__PHY_ADR_CALVL_BG_2_2
+
+#define LPDDR4__DENALI_PHY_1050_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1050_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1050__PHY_ADR_CALVL_FG_3_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1050__PHY_ADR_CALVL_FG_3_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1050__PHY_ADR_CALVL_FG_3_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_FG_3_2__REG DENALI_PHY_1050
+#define LPDDR4__PHY_ADR_CALVL_FG_3_2__FLD LPDDR4__DENALI_PHY_1050__PHY_ADR_CALVL_FG_3_2
+
+#define LPDDR4__DENALI_PHY_1051_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1051_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1051__PHY_ADR_CALVL_BG_3_2_MASK           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1051__PHY_ADR_CALVL_BG_3_2_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1051__PHY_ADR_CALVL_BG_3_2_WIDTH                  20U
+#define LPDDR4__PHY_ADR_CALVL_BG_3_2__REG DENALI_PHY_1051
+#define LPDDR4__PHY_ADR_CALVL_BG_3_2__FLD LPDDR4__DENALI_PHY_1051__PHY_ADR_CALVL_BG_3_2
+
+#define LPDDR4__DENALI_PHY_1052_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1052_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1052__PHY_ADR_ADDR_SEL_2_MASK             0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1052__PHY_ADR_ADDR_SEL_2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1052__PHY_ADR_ADDR_SEL_2_WIDTH                    30U
+#define LPDDR4__PHY_ADR_ADDR_SEL_2__REG DENALI_PHY_1052
+#define LPDDR4__PHY_ADR_ADDR_SEL_2__FLD LPDDR4__DENALI_PHY_1052__PHY_ADR_ADDR_SEL_2
+
+#define LPDDR4__DENALI_PHY_1053_READ_MASK                            0x3F3F03FFU
+#define LPDDR4__DENALI_PHY_1053_WRITE_MASK                           0x3F3F03FFU
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_LP4_BOOT_SLV_DELAY_2_MASK   0x000003FFU
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_LP4_BOOT_SLV_DELAY_2_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_LP4_BOOT_SLV_DELAY_2_WIDTH          10U
+#define LPDDR4__PHY_ADR_LP4_BOOT_SLV_DELAY_2__REG DENALI_PHY_1053
+#define LPDDR4__PHY_ADR_LP4_BOOT_SLV_DELAY_2__FLD LPDDR4__DENALI_PHY_1053__PHY_ADR_LP4_BOOT_SLV_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_BIT_MASK_2_MASK             0x003F0000U
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_BIT_MASK_2_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_BIT_MASK_2_WIDTH                     6U
+#define LPDDR4__PHY_ADR_BIT_MASK_2__REG DENALI_PHY_1053
+#define LPDDR4__PHY_ADR_BIT_MASK_2__FLD LPDDR4__DENALI_PHY_1053__PHY_ADR_BIT_MASK_2
+
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_SEG_MASK_2_MASK             0x3F000000U
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_SEG_MASK_2_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_1053__PHY_ADR_SEG_MASK_2_WIDTH                     6U
+#define LPDDR4__PHY_ADR_SEG_MASK_2__REG DENALI_PHY_1053
+#define LPDDR4__PHY_ADR_SEG_MASK_2__FLD LPDDR4__DENALI_PHY_1053__PHY_ADR_SEG_MASK_2
+
+#define LPDDR4__DENALI_PHY_1054_READ_MASK                            0x3F0F3F3FU
+#define LPDDR4__DENALI_PHY_1054_WRITE_MASK                           0x3F0F3F3FU
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_CALVL_TRAIN_MASK_2_MASK     0x0000003FU
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_CALVL_TRAIN_MASK_2_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_CALVL_TRAIN_MASK_2_WIDTH             6U
+#define LPDDR4__PHY_ADR_CALVL_TRAIN_MASK_2__REG DENALI_PHY_1054
+#define LPDDR4__PHY_ADR_CALVL_TRAIN_MASK_2__FLD LPDDR4__DENALI_PHY_1054__PHY_ADR_CALVL_TRAIN_MASK_2
+
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_CSLVL_TRAIN_MASK_2_MASK     0x00003F00U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_CSLVL_TRAIN_MASK_2_SHIFT             8U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_CSLVL_TRAIN_MASK_2_WIDTH             6U
+#define LPDDR4__PHY_ADR_CSLVL_TRAIN_MASK_2__REG DENALI_PHY_1054
+#define LPDDR4__PHY_ADR_CSLVL_TRAIN_MASK_2__FLD LPDDR4__DENALI_PHY_1054__PHY_ADR_CSLVL_TRAIN_MASK_2
+
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_STATIC_TOG_DISABLE_2_MASK   0x000F0000U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_STATIC_TOG_DISABLE_2_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_STATIC_TOG_DISABLE_2_WIDTH           4U
+#define LPDDR4__PHY_ADR_STATIC_TOG_DISABLE_2__REG DENALI_PHY_1054
+#define LPDDR4__PHY_ADR_STATIC_TOG_DISABLE_2__FLD LPDDR4__DENALI_PHY_1054__PHY_ADR_STATIC_TOG_DISABLE_2
+
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_SW_TXIO_CTRL_2_MASK         0x3F000000U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_SW_TXIO_CTRL_2_SHIFT                24U
+#define LPDDR4__DENALI_PHY_1054__PHY_ADR_SW_TXIO_CTRL_2_WIDTH                 6U
+#define LPDDR4__PHY_ADR_SW_TXIO_CTRL_2__REG DENALI_PHY_1054
+#define LPDDR4__PHY_ADR_SW_TXIO_CTRL_2__FLD LPDDR4__DENALI_PHY_1054__PHY_ADR_SW_TXIO_CTRL_2
+
+#define LPDDR4__DENALI_PHY_1055_READ_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_1055_WRITE_MASK                           0x0000003FU
+#define LPDDR4__DENALI_PHY_1055__PHY_ADR_SW_TXPWR_CTRL_2_MASK        0x0000003FU
+#define LPDDR4__DENALI_PHY_1055__PHY_ADR_SW_TXPWR_CTRL_2_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1055__PHY_ADR_SW_TXPWR_CTRL_2_WIDTH                6U
+#define LPDDR4__PHY_ADR_SW_TXPWR_CTRL_2__REG DENALI_PHY_1055
+#define LPDDR4__PHY_ADR_SW_TXPWR_CTRL_2__FLD LPDDR4__DENALI_PHY_1055__PHY_ADR_SW_TXPWR_CTRL_2
+
+#define LPDDR4__DENALI_PHY_1056_READ_MASK                            0x0707FFFFU
+#define LPDDR4__DENALI_PHY_1056_WRITE_MASK                           0x0707FFFFU
+#define LPDDR4__DENALI_PHY_1056__PHY_ADR_TSEL_SELECT_2_MASK          0x000000FFU
+#define LPDDR4__DENALI_PHY_1056__PHY_ADR_TSEL_SELECT_2_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1056__PHY_ADR_TSEL_SELECT_2_WIDTH                  8U
+#define LPDDR4__PHY_ADR_TSEL_SELECT_2__REG DENALI_PHY_1056
+#define LPDDR4__PHY_ADR_TSEL_SELECT_2__FLD LPDDR4__DENALI_PHY_1056__PHY_ADR_TSEL_SELECT_2
+
+#define LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_IO_CFG_2_MASK           0x0007FF00U
+#define LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_IO_CFG_2_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_IO_CFG_2_WIDTH                  11U
+#define LPDDR4__PHY_PAD_ADR_IO_CFG_2__REG DENALI_PHY_1056
+#define LPDDR4__PHY_PAD_ADR_IO_CFG_2__FLD LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_IO_CFG_2
+
+#define LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_RX_PCLK_CLK_SEL_2_MASK  0x07000000U
+#define LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_RX_PCLK_CLK_SEL_2_SHIFT         24U
+#define LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_RX_PCLK_CLK_SEL_2_WIDTH          3U
+#define LPDDR4__PHY_PAD_ADR_RX_PCLK_CLK_SEL_2__REG DENALI_PHY_1056
+#define LPDDR4__PHY_PAD_ADR_RX_PCLK_CLK_SEL_2__FLD LPDDR4__DENALI_PHY_1056__PHY_PAD_ADR_RX_PCLK_CLK_SEL_2
+
+#define LPDDR4__DENALI_PHY_1057_READ_MASK                            0x1F07FF1FU
+#define LPDDR4__DENALI_PHY_1057_WRITE_MASK                           0x1F07FF1FU
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR0_SW_WRADDR_SHIFT_2_MASK     0x0000001FU
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR0_SW_WRADDR_SHIFT_2_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR0_SW_WRADDR_SHIFT_2_WIDTH             5U
+#define LPDDR4__PHY_ADR0_SW_WRADDR_SHIFT_2__REG DENALI_PHY_1057
+#define LPDDR4__PHY_ADR0_SW_WRADDR_SHIFT_2__FLD LPDDR4__DENALI_PHY_1057__PHY_ADR0_SW_WRADDR_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR0_CLK_WR_SLAVE_DELAY_2_MASK  0x0007FF00U
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR0_CLK_WR_SLAVE_DELAY_2_SHIFT          8U
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR0_CLK_WR_SLAVE_DELAY_2_WIDTH         11U
+#define LPDDR4__PHY_ADR0_CLK_WR_SLAVE_DELAY_2__REG DENALI_PHY_1057
+#define LPDDR4__PHY_ADR0_CLK_WR_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1057__PHY_ADR0_CLK_WR_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR1_SW_WRADDR_SHIFT_2_MASK     0x1F000000U
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR1_SW_WRADDR_SHIFT_2_SHIFT            24U
+#define LPDDR4__DENALI_PHY_1057__PHY_ADR1_SW_WRADDR_SHIFT_2_WIDTH             5U
+#define LPDDR4__PHY_ADR1_SW_WRADDR_SHIFT_2__REG DENALI_PHY_1057
+#define LPDDR4__PHY_ADR1_SW_WRADDR_SHIFT_2__FLD LPDDR4__DENALI_PHY_1057__PHY_ADR1_SW_WRADDR_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1058_READ_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_1058_WRITE_MASK                           0x001F07FFU
+#define LPDDR4__DENALI_PHY_1058__PHY_ADR1_CLK_WR_SLAVE_DELAY_2_MASK  0x000007FFU
+#define LPDDR4__DENALI_PHY_1058__PHY_ADR1_CLK_WR_SLAVE_DELAY_2_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1058__PHY_ADR1_CLK_WR_SLAVE_DELAY_2_WIDTH         11U
+#define LPDDR4__PHY_ADR1_CLK_WR_SLAVE_DELAY_2__REG DENALI_PHY_1058
+#define LPDDR4__PHY_ADR1_CLK_WR_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1058__PHY_ADR1_CLK_WR_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1058__PHY_ADR2_SW_WRADDR_SHIFT_2_MASK     0x001F0000U
+#define LPDDR4__DENALI_PHY_1058__PHY_ADR2_SW_WRADDR_SHIFT_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1058__PHY_ADR2_SW_WRADDR_SHIFT_2_WIDTH             5U
+#define LPDDR4__PHY_ADR2_SW_WRADDR_SHIFT_2__REG DENALI_PHY_1058
+#define LPDDR4__PHY_ADR2_SW_WRADDR_SHIFT_2__FLD LPDDR4__DENALI_PHY_1058__PHY_ADR2_SW_WRADDR_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1059_READ_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_1059_WRITE_MASK                           0x001F07FFU
+#define LPDDR4__DENALI_PHY_1059__PHY_ADR2_CLK_WR_SLAVE_DELAY_2_MASK  0x000007FFU
+#define LPDDR4__DENALI_PHY_1059__PHY_ADR2_CLK_WR_SLAVE_DELAY_2_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1059__PHY_ADR2_CLK_WR_SLAVE_DELAY_2_WIDTH         11U
+#define LPDDR4__PHY_ADR2_CLK_WR_SLAVE_DELAY_2__REG DENALI_PHY_1059
+#define LPDDR4__PHY_ADR2_CLK_WR_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1059__PHY_ADR2_CLK_WR_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1059__PHY_ADR3_SW_WRADDR_SHIFT_2_MASK     0x001F0000U
+#define LPDDR4__DENALI_PHY_1059__PHY_ADR3_SW_WRADDR_SHIFT_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1059__PHY_ADR3_SW_WRADDR_SHIFT_2_WIDTH             5U
+#define LPDDR4__PHY_ADR3_SW_WRADDR_SHIFT_2__REG DENALI_PHY_1059
+#define LPDDR4__PHY_ADR3_SW_WRADDR_SHIFT_2__FLD LPDDR4__DENALI_PHY_1059__PHY_ADR3_SW_WRADDR_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1060_READ_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_1060_WRITE_MASK                           0x001F07FFU
+#define LPDDR4__DENALI_PHY_1060__PHY_ADR3_CLK_WR_SLAVE_DELAY_2_MASK  0x000007FFU
+#define LPDDR4__DENALI_PHY_1060__PHY_ADR3_CLK_WR_SLAVE_DELAY_2_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1060__PHY_ADR3_CLK_WR_SLAVE_DELAY_2_WIDTH         11U
+#define LPDDR4__PHY_ADR3_CLK_WR_SLAVE_DELAY_2__REG DENALI_PHY_1060
+#define LPDDR4__PHY_ADR3_CLK_WR_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1060__PHY_ADR3_CLK_WR_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1060__PHY_ADR4_SW_WRADDR_SHIFT_2_MASK     0x001F0000U
+#define LPDDR4__DENALI_PHY_1060__PHY_ADR4_SW_WRADDR_SHIFT_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1060__PHY_ADR4_SW_WRADDR_SHIFT_2_WIDTH             5U
+#define LPDDR4__PHY_ADR4_SW_WRADDR_SHIFT_2__REG DENALI_PHY_1060
+#define LPDDR4__PHY_ADR4_SW_WRADDR_SHIFT_2__FLD LPDDR4__DENALI_PHY_1060__PHY_ADR4_SW_WRADDR_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1061_READ_MASK                            0x001F07FFU
+#define LPDDR4__DENALI_PHY_1061_WRITE_MASK                           0x001F07FFU
+#define LPDDR4__DENALI_PHY_1061__PHY_ADR4_CLK_WR_SLAVE_DELAY_2_MASK  0x000007FFU
+#define LPDDR4__DENALI_PHY_1061__PHY_ADR4_CLK_WR_SLAVE_DELAY_2_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1061__PHY_ADR4_CLK_WR_SLAVE_DELAY_2_WIDTH         11U
+#define LPDDR4__PHY_ADR4_CLK_WR_SLAVE_DELAY_2__REG DENALI_PHY_1061
+#define LPDDR4__PHY_ADR4_CLK_WR_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1061__PHY_ADR4_CLK_WR_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1061__PHY_ADR5_SW_WRADDR_SHIFT_2_MASK     0x001F0000U
+#define LPDDR4__DENALI_PHY_1061__PHY_ADR5_SW_WRADDR_SHIFT_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1061__PHY_ADR5_SW_WRADDR_SHIFT_2_WIDTH             5U
+#define LPDDR4__PHY_ADR5_SW_WRADDR_SHIFT_2__REG DENALI_PHY_1061
+#define LPDDR4__PHY_ADR5_SW_WRADDR_SHIFT_2__FLD LPDDR4__DENALI_PHY_1061__PHY_ADR5_SW_WRADDR_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1062_READ_MASK                            0x000F07FFU
+#define LPDDR4__DENALI_PHY_1062_WRITE_MASK                           0x000F07FFU
+#define LPDDR4__DENALI_PHY_1062__PHY_ADR5_CLK_WR_SLAVE_DELAY_2_MASK  0x000007FFU
+#define LPDDR4__DENALI_PHY_1062__PHY_ADR5_CLK_WR_SLAVE_DELAY_2_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1062__PHY_ADR5_CLK_WR_SLAVE_DELAY_2_WIDTH         11U
+#define LPDDR4__PHY_ADR5_CLK_WR_SLAVE_DELAY_2__REG DENALI_PHY_1062
+#define LPDDR4__PHY_ADR5_CLK_WR_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1062__PHY_ADR5_CLK_WR_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1062__PHY_ADR_SW_MASTER_MODE_2_MASK       0x000F0000U
+#define LPDDR4__DENALI_PHY_1062__PHY_ADR_SW_MASTER_MODE_2_SHIFT              16U
+#define LPDDR4__DENALI_PHY_1062__PHY_ADR_SW_MASTER_MODE_2_WIDTH               4U
+#define LPDDR4__PHY_ADR_SW_MASTER_MODE_2__REG DENALI_PHY_1062
+#define LPDDR4__PHY_ADR_SW_MASTER_MODE_2__FLD LPDDR4__DENALI_PHY_1062__PHY_ADR_SW_MASTER_MODE_2
+
+#define LPDDR4__DENALI_PHY_1063_READ_MASK                            0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_1063_WRITE_MASK                           0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_START_2_MASK   0x000007FFU
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_START_2_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_START_2_WIDTH          11U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_START_2__REG DENALI_PHY_1063
+#define LPDDR4__PHY_ADR_MASTER_DELAY_START_2__FLD LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_START_2
+
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_STEP_2_MASK    0x003F0000U
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_STEP_2_SHIFT           16U
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_STEP_2_WIDTH            6U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_STEP_2__REG DENALI_PHY_1063
+#define LPDDR4__PHY_ADR_MASTER_DELAY_STEP_2__FLD LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_STEP_2
+
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_WAIT_2_MASK    0xFF000000U
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_WAIT_2_SHIFT           24U
+#define LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_WAIT_2_WIDTH            8U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_WAIT_2__REG DENALI_PHY_1063
+#define LPDDR4__PHY_ADR_MASTER_DELAY_WAIT_2__FLD LPDDR4__DENALI_PHY_1063__PHY_ADR_MASTER_DELAY_WAIT_2
+
+#define LPDDR4__DENALI_PHY_1064_READ_MASK                            0x0103FFFFU
+#define LPDDR4__DENALI_PHY_1064_WRITE_MASK                           0x0103FFFFU
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_MASTER_DELAY_HALF_MEASURE_2_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_MASTER_DELAY_HALF_MEASURE_2_SHIFT    0U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_MASTER_DELAY_HALF_MEASURE_2_WIDTH    8U
+#define LPDDR4__PHY_ADR_MASTER_DELAY_HALF_MEASURE_2__REG DENALI_PHY_1064
+#define LPDDR4__PHY_ADR_MASTER_DELAY_HALF_MEASURE_2__FLD LPDDR4__DENALI_PHY_1064__PHY_ADR_MASTER_DELAY_HALF_MEASURE_2
+
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_2_MASK     0x0003FF00U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_2_SHIFT             8U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_2_WIDTH            10U
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_2__REG DENALI_PHY_1064
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_2__FLD LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_2
+
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_EN_2_MASK  0x01000000U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_EN_2_SHIFT         24U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_EN_2_WIDTH          1U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_EN_2_WOCLR          0U
+#define LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_EN_2_WOSET          0U
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_EN_2__REG DENALI_PHY_1064
+#define LPDDR4__PHY_ADR_SW_CALVL_DVW_MIN_EN_2__FLD LPDDR4__DENALI_PHY_1064__PHY_ADR_SW_CALVL_DVW_MIN_EN_2
+
+#define LPDDR4__DENALI_PHY_1065_READ_MASK                            0x0000000FU
+#define LPDDR4__DENALI_PHY_1065_WRITE_MASK                           0x0000000FU
+#define LPDDR4__DENALI_PHY_1065__PHY_ADR_CALVL_DLY_STEP_2_MASK       0x0000000FU
+#define LPDDR4__DENALI_PHY_1065__PHY_ADR_CALVL_DLY_STEP_2_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1065__PHY_ADR_CALVL_DLY_STEP_2_WIDTH               4U
+#define LPDDR4__PHY_ADR_CALVL_DLY_STEP_2__REG DENALI_PHY_1065
+#define LPDDR4__PHY_ADR_CALVL_DLY_STEP_2__FLD LPDDR4__DENALI_PHY_1065__PHY_ADR_CALVL_DLY_STEP_2
+
+#define LPDDR4__DENALI_PHY_1066_READ_MASK                            0x0000010FU
+#define LPDDR4__DENALI_PHY_1066_WRITE_MASK                           0x0000010FU
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_CALVL_CAPTURE_CNT_2_MASK    0x0000000FU
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_CALVL_CAPTURE_CNT_2_SHIFT            0U
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_CALVL_CAPTURE_CNT_2_WIDTH            4U
+#define LPDDR4__PHY_ADR_CALVL_CAPTURE_CNT_2__REG DENALI_PHY_1066
+#define LPDDR4__PHY_ADR_CALVL_CAPTURE_CNT_2__FLD LPDDR4__DENALI_PHY_1066__PHY_ADR_CALVL_CAPTURE_CNT_2
+
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_MEAS_DLY_STEP_ENABLE_2_MASK 0x00000100U
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_MEAS_DLY_STEP_ENABLE_2_SHIFT         8U
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_MEAS_DLY_STEP_ENABLE_2_WIDTH         1U
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_MEAS_DLY_STEP_ENABLE_2_WOCLR         0U
+#define LPDDR4__DENALI_PHY_1066__PHY_ADR_MEAS_DLY_STEP_ENABLE_2_WOSET         0U
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_ENABLE_2__REG DENALI_PHY_1066
+#define LPDDR4__PHY_ADR_MEAS_DLY_STEP_ENABLE_2__FLD LPDDR4__DENALI_PHY_1066__PHY_ADR_MEAS_DLY_STEP_ENABLE_2
+
+#endif /* REG_LPDDR4_ADDRESS_SLICE_2_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_am64_ctl_regs_rw_masks.h b/drivers/ddr/k3/am64/lpddr4_am64_ctl_regs_rw_masks.h
new file mode 100644
index 0000000000..7f91eb12a8
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_am64_ctl_regs_rw_masks.h
@@ -0,0 +1,21 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_RW_MASKS_H_
+#define LPDDR4_RW_MASKS_H_
+
+extern u32 g_lpddr4_ddr_controller_rw_mask[423];
+extern u32 g_lpddr4_pi_rw_mask[345];
+extern u32 g_lpddr4_data_slice_0_rw_mask[126];
+extern u32 g_lpddr4_data_slice_1_rw_mask[126];
+extern u32 g_lpddr4_address_slice_0_rw_mask[43];
+extern u32 g_lpddr4_address_slice_1_rw_mask[43];
+extern u32 g_lpddr4_address_slice_2_rw_mask[43];
+extern u32 g_lpddr4_phy_core_rw_mask[126];
+
+#endif /* LPDDR4_RW_MASKS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_am64_if.h b/drivers/ddr/k3/am64/lpddr4_am64_if.h
new file mode 100644
index 0000000000..45eacafcb9
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_am64_if.h
@@ -0,0 +1,103 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_AM64_IF_H
+#define LPDDR4_AM64_IF_H
+
+#include <linux/types.h>
+#include <soc/k3/ddr.h>
+
+#define LPDDR4_INTR_MAX_CS (2U)
+
+typedef enum {
+	LPDDR4_INTR_TIMEOUT_ZQ_CAL_INIT			= 0U,
+	LPDDR4_INTR_TIMEOUT_ZQ_CALLATCH			= 1U,
+	LPDDR4_INTR_TIMEOUT_ZQ_CALSTART			= 2U,
+	LPDDR4_INTR_TIMEOUT_MRR_TEMP			= 3U,
+	LPDDR4_INTR_TIMEOUT_DQS_OSC_REQ			= 4U,
+	LPDDR4_INTR_TIMEOUT_DFI_UPDATE			= 5U,
+	LPDDR4_INTR_TIMEOUT_LP_WAKEUP			= 6U,
+	LPDDR4_INTR_TIMEOUT_AUTO_REFRESH_MAX		= 7U,
+	LPDDR4_INTR_ECC_ERROR				= 8U,
+	LPDDR4_INTR_LP_DONE				= 9U,
+	LPDDR4_INTR_LP_TIMEOUT				= 10U,
+	LPDDR4_INTR_PORT_TIMEOUT			= 11U,
+	LPDDR4_INTR_RFIFO_TIMEOUT			= 12U,
+	LPDDR4_INTR_TRAINING_ZQ_STATUS			= 13U,
+	LPDDR4_INTR_TRAINING_DQS_OSC_DONE		= 14U,
+	LPDDR4_INTR_TRAINING_DQS_OSC_UPDATE_DONE	= 15U,
+	LPDDR4_INTR_TRAINING_DQS_OSC_OVERFLOW		= 16U,
+	LPDDR4_INTR_TRAINING_DQS_OSC_VAR_OUT		= 17U,
+	LPDDR4_INTR_USERIF_OUTSIDE_MEM_ACCESS		= 18U,
+	LPDDR4_INTR_USERIF_MULTI_OUTSIDE_MEM_ACCESS	= 19U,
+	LPDDR4_INTR_USERIF_PORT_CMD_ERROR		= 20U,
+	LPDDR4_INTR_USERIF_WRAP				= 21U,
+	LPDDR4_INTR_USERIF_INVAL_SETTING		= 22U,
+	LPDDR4_INTR_MISC_MRR_TRAFFIC			= 23U,
+	LPDDR4_INTR_MISC_SW_REQ_MODE			= 24U,
+	LPDDR4_INTR_MISC_CHANGE_TEMP_REFRESH		= 25U,
+	LPDDR4_INTR_MISC_TEMP_ALERT			= 26U,
+	LPDDR4_INTR_MISC_REFRESH_STATUS			= 27U,
+	LPDDR4_INTR_BIST_DONE				= 28U,
+	LPDDR4_INTR_CRC					= 29U,
+	LPDDR4_INTR_DFI_UPDATE_ERROR			= 30U,
+	LPDDR4_INTR_DFI_PHY_ERROR			= 31U,
+	LPDDR4_INTR_DFI_BUS_ERROR			= 32U,
+	LPDDR4_INTR_DFI_STATE_CHANGE			= 33U,
+	LPDDR4_INTR_DFI_DLL_SYNC_DONE			= 34U,
+	LPDDR4_INTR_DFI_TIMEOUT				= 35U,
+	LPDDR4_INTR_DIMM				= 36U,
+	LPDDR4_INTR_FREQ_DFS_REQ_HW_IGNORE		= 37U,
+	LPDDR4_INTR_FREQ_DFS_HW_TERMINATE		= 38U,
+	LPDDR4_INTR_FREQ_DFS_HW_DONE			= 39U,
+	LPDDR4_INTR_FREQ_DFS_REQ_SW_IGNORE		= 40U,
+	LPDDR4_INTR_FREQ_DFS_SW_TERMINATE		= 41U,
+	LPDDR4_INTR_FREQ_DFS_SW_DONE			= 42U,
+	LPDDR4_INTR_INIT_MEM_RESET_DONE			= 43U,
+	LPDDR4_INTR_MC_INIT_DONE			= 44U,
+	LPDDR4_INTR_INIT_POWER_ON_STATE			= 45U,
+	LPDDR4_INTR_MRR_ERROR				= 46U,
+	LPDDR4_INTR_MR_READ_DONE			= 47U,
+	LPDDR4_INTR_MR_WRITE_DONE			= 48U,
+	LPDDR4_INTR_PARITY_ERROR			= 49U,
+	LPDDR4_INTR_LOR_BITS				= 50U
+} lpddr4_intr_ctlinterrupt;
+
+typedef enum {
+	LPDDR4_INTR_PHY_INDEP_INIT_DONE_BIT		= 0U,
+	LPDDR4_INTR_PHY_INDEP_CA_PARITY_ERR_BIT		= 1U,
+	LPDDR4_INTR_PHY_INDEP_RDLVL_ERROR_BIT		= 2U,
+	LPDDR4_INTR_PHY_INDEP_RDLVL_G_ERROR_BIT		= 3U,
+	LPDDR4_INTR_PHY_INDEP_WRLVL_ERROR_BIT		= 4U,
+	LPDDR4_INTR_PHY_INDEP_CALVL_ERROR_BIT		= 5U,
+	LPDDR4_INTR_PHY_INDEP_WDQLVL_ERROR_BIT		= 6U,
+	LPDDR4_INTR_PHY_INDEP_UPDATE_ERROR_BIT		= 7U,
+	LPDDR4_INTR_PHY_INDEP_RDLVL_REQ_BIT		= 8U,
+	LPDDR4_INTR_PHY_INDEP_RDLVL_GATE_REQ_BIT	= 9U,
+	LPDDR4_INTR_PHY_INDEP_WRLVL_REQ_BIT		= 10U,
+	LPDDR4_INTR_PHY_INDEP_CALVL_REQ_BIT		= 11U,
+	LPDDR4_INTR_PHY_INDEP_WDQLVL_REQ_BIT		= 12U,
+	LPDDR4_INTR_PHY_INDEP_LVL_DONE_BIT		= 13U,
+	LPDDR4_INTR_PHY_INDEP_BIST_DONE_BIT		= 14U,
+	LPDDR4_INTR_PHY_INDEP_TDFI_INIT_TIME_OUT_BIT	= 15U,
+	LPDDR4_INTR_PHY_INDEP_DLL_LOCK_STATE_CHANGE_BIT = 16U,
+	LPDDR4_INTR_PHY_INDEP_MEM_RST_VALID_BIT		= 17U,
+	LPDDR4_INTR_PHY_INDEP_ZQ_STATUS_BIT		= 18U,
+	LPDDR4_INTR_PHY_INDEP_PERIPHERAL_MRR_DONE_BIT	= 19U,
+	LPDDR4_INTR_PHY_INDEP_WRITE_NODEREG_DONE_BIT	= 20U,
+	LPDDR4_INTR_PHY_INDEP_FREQ_CHANGE_DONE_BIT	= 21U,
+	LPDDR4_INTR_PHY_INDEP_RDLVL_G_DONE_BIT		= 22U,
+	LPDDR4_INTR_PHY_INDEP_RDLVL_DONE_BIT		= 23U,
+	LPDDR4_INTR_PHY_INDEP_WRLVL_DONE_BIT		= 24U,
+	LPDDR4_INTR_PHY_INDEP_CALVL_DONE__BIT		= 25U,
+	LPDDR4_INTR_PHY_INDEP_WDQLVL_DONE_BIT		= 26U,
+	LPDDR4_INTR_PHY_INDEP_VREF_DONE_BIT		= 27U,
+	LPDDR4_INTR_PHY_INDEP_ANY_VALID_BIT		= 28U
+} lpddr4_intr_phyindepinterrupt;
+
+#endif  /* LPDDR4_AM64_IF_H */
diff --git a/drivers/ddr/k3/am64/lpddr4_am64_obj_if.h b/drivers/ddr/k3/am64/lpddr4_am64_obj_if.h
new file mode 100644
index 0000000000..e2a23c3637
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_am64_obj_if.h
@@ -0,0 +1,14 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_AM64_OBJ_IF_H
+#define LPDDR4_AM64_OBJ_IF_H
+
+#include "lpddr4_am64_if.h"
+
+#endif  /* LPDDR4_AM64_OBJ_IF_H */
diff --git a/drivers/ddr/k3/am64/lpddr4_am64_structs_if.h b/drivers/ddr/k3/am64/lpddr4_am64_structs_if.h
new file mode 100644
index 0000000000..53b76f0888
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_am64_structs_if.h
@@ -0,0 +1,15 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_AM64_STRUCTS_IF_H
+#define LPDDR4_AM64_STRUCTS_IF_H
+
+#include <linux/types.h>
+#include "lpddr4_am64_if.h"
+
+#endif  /* LPDDR4_AM64_STRUCTS_IF_H */
diff --git a/drivers/ddr/k3/am64/lpddr4_ctl_regs.h b/drivers/ddr/k3/am64/lpddr4_ctl_regs.h
new file mode 100644
index 0000000000..bd29fad185
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_ctl_regs.h
@@ -0,0 +1,1306 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_CTL_REGS_H_
+#define REG_LPDDR4_CTL_REGS_H_
+
+#include "lpddr4_ddr_controller_macros.h"
+#include "lpddr4_pi_macros.h"
+#include "lpddr4_data_slice_0_macros.h"
+#include "lpddr4_data_slice_1_macros.h"
+#include "lpddr4_address_slice_0_macros.h"
+#include "lpddr4_address_slice_1_macros.h"
+#include "lpddr4_address_slice_2_macros.h"
+#include "lpddr4_phy_core_macros.h"
+
+typedef struct __attribute__((packed)) lpddr4_ctlregs_s {
+	volatile u32 DENALI_CTL_0;
+	volatile u32 DENALI_CTL_1;
+	volatile u32 DENALI_CTL_2;
+	volatile u32 DENALI_CTL_3;
+	volatile u32 DENALI_CTL_4;
+	volatile u32 DENALI_CTL_5;
+	volatile u32 DENALI_CTL_6;
+	volatile u32 DENALI_CTL_7;
+	volatile u32 DENALI_CTL_8;
+	volatile u32 DENALI_CTL_9;
+	volatile u32 DENALI_CTL_10;
+	volatile u32 DENALI_CTL_11;
+	volatile u32 DENALI_CTL_12;
+	volatile u32 DENALI_CTL_13;
+	volatile u32 DENALI_CTL_14;
+	volatile u32 DENALI_CTL_15;
+	volatile u32 DENALI_CTL_16;
+	volatile u32 DENALI_CTL_17;
+	volatile u32 DENALI_CTL_18;
+	volatile u32 DENALI_CTL_19;
+	volatile u32 DENALI_CTL_20;
+	volatile u32 DENALI_CTL_21;
+	volatile u32 DENALI_CTL_22;
+	volatile u32 DENALI_CTL_23;
+	volatile u32 DENALI_CTL_24;
+	volatile u32 DENALI_CTL_25;
+	volatile u32 DENALI_CTL_26;
+	volatile u32 DENALI_CTL_27;
+	volatile u32 DENALI_CTL_28;
+	volatile u32 DENALI_CTL_29;
+	volatile u32 DENALI_CTL_30;
+	volatile u32 DENALI_CTL_31;
+	volatile u32 DENALI_CTL_32;
+	volatile u32 DENALI_CTL_33;
+	volatile u32 DENALI_CTL_34;
+	volatile u32 DENALI_CTL_35;
+	volatile u32 DENALI_CTL_36;
+	volatile u32 DENALI_CTL_37;
+	volatile u32 DENALI_CTL_38;
+	volatile u32 DENALI_CTL_39;
+	volatile u32 DENALI_CTL_40;
+	volatile u32 DENALI_CTL_41;
+	volatile u32 DENALI_CTL_42;
+	volatile u32 DENALI_CTL_43;
+	volatile u32 DENALI_CTL_44;
+	volatile u32 DENALI_CTL_45;
+	volatile u32 DENALI_CTL_46;
+	volatile u32 DENALI_CTL_47;
+	volatile u32 DENALI_CTL_48;
+	volatile u32 DENALI_CTL_49;
+	volatile u32 DENALI_CTL_50;
+	volatile u32 DENALI_CTL_51;
+	volatile u32 DENALI_CTL_52;
+	volatile u32 DENALI_CTL_53;
+	volatile u32 DENALI_CTL_54;
+	volatile u32 DENALI_CTL_55;
+	volatile u32 DENALI_CTL_56;
+	volatile u32 DENALI_CTL_57;
+	volatile u32 DENALI_CTL_58;
+	volatile u32 DENALI_CTL_59;
+	volatile u32 DENALI_CTL_60;
+	volatile u32 DENALI_CTL_61;
+	volatile u32 DENALI_CTL_62;
+	volatile u32 DENALI_CTL_63;
+	volatile u32 DENALI_CTL_64;
+	volatile u32 DENALI_CTL_65;
+	volatile u32 DENALI_CTL_66;
+	volatile u32 DENALI_CTL_67;
+	volatile u32 DENALI_CTL_68;
+	volatile u32 DENALI_CTL_69;
+	volatile u32 DENALI_CTL_70;
+	volatile u32 DENALI_CTL_71;
+	volatile u32 DENALI_CTL_72;
+	volatile u32 DENALI_CTL_73;
+	volatile u32 DENALI_CTL_74;
+	volatile u32 DENALI_CTL_75;
+	volatile u32 DENALI_CTL_76;
+	volatile u32 DENALI_CTL_77;
+	volatile u32 DENALI_CTL_78;
+	volatile u32 DENALI_CTL_79;
+	volatile u32 DENALI_CTL_80;
+	volatile u32 DENALI_CTL_81;
+	volatile u32 DENALI_CTL_82;
+	volatile u32 DENALI_CTL_83;
+	volatile u32 DENALI_CTL_84;
+	volatile u32 DENALI_CTL_85;
+	volatile u32 DENALI_CTL_86;
+	volatile u32 DENALI_CTL_87;
+	volatile u32 DENALI_CTL_88;
+	volatile u32 DENALI_CTL_89;
+	volatile u32 DENALI_CTL_90;
+	volatile u32 DENALI_CTL_91;
+	volatile u32 DENALI_CTL_92;
+	volatile u32 DENALI_CTL_93;
+	volatile u32 DENALI_CTL_94;
+	volatile u32 DENALI_CTL_95;
+	volatile u32 DENALI_CTL_96;
+	volatile u32 DENALI_CTL_97;
+	volatile u32 DENALI_CTL_98;
+	volatile u32 DENALI_CTL_99;
+	volatile u32 DENALI_CTL_100;
+	volatile u32 DENALI_CTL_101;
+	volatile u32 DENALI_CTL_102;
+	volatile u32 DENALI_CTL_103;
+	volatile u32 DENALI_CTL_104;
+	volatile u32 DENALI_CTL_105;
+	volatile u32 DENALI_CTL_106;
+	volatile u32 DENALI_CTL_107;
+	volatile u32 DENALI_CTL_108;
+	volatile u32 DENALI_CTL_109;
+	volatile u32 DENALI_CTL_110;
+	volatile u32 DENALI_CTL_111;
+	volatile u32 DENALI_CTL_112;
+	volatile u32 DENALI_CTL_113;
+	volatile u32 DENALI_CTL_114;
+	volatile u32 DENALI_CTL_115;
+	volatile u32 DENALI_CTL_116;
+	volatile u32 DENALI_CTL_117;
+	volatile u32 DENALI_CTL_118;
+	volatile u32 DENALI_CTL_119;
+	volatile u32 DENALI_CTL_120;
+	volatile u32 DENALI_CTL_121;
+	volatile u32 DENALI_CTL_122;
+	volatile u32 DENALI_CTL_123;
+	volatile u32 DENALI_CTL_124;
+	volatile u32 DENALI_CTL_125;
+	volatile u32 DENALI_CTL_126;
+	volatile u32 DENALI_CTL_127;
+	volatile u32 DENALI_CTL_128;
+	volatile u32 DENALI_CTL_129;
+	volatile u32 DENALI_CTL_130;
+	volatile u32 DENALI_CTL_131;
+	volatile u32 DENALI_CTL_132;
+	volatile u32 DENALI_CTL_133;
+	volatile u32 DENALI_CTL_134;
+	volatile u32 DENALI_CTL_135;
+	volatile u32 DENALI_CTL_136;
+	volatile u32 DENALI_CTL_137;
+	volatile u32 DENALI_CTL_138;
+	volatile u32 DENALI_CTL_139;
+	volatile u32 DENALI_CTL_140;
+	volatile u32 DENALI_CTL_141;
+	volatile u32 DENALI_CTL_142;
+	volatile u32 DENALI_CTL_143;
+	volatile u32 DENALI_CTL_144;
+	volatile u32 DENALI_CTL_145;
+	volatile u32 DENALI_CTL_146;
+	volatile u32 DENALI_CTL_147;
+	volatile u32 DENALI_CTL_148;
+	volatile u32 DENALI_CTL_149;
+	volatile u32 DENALI_CTL_150;
+	volatile u32 DENALI_CTL_151;
+	volatile u32 DENALI_CTL_152;
+	volatile u32 DENALI_CTL_153;
+	volatile u32 DENALI_CTL_154;
+	volatile u32 DENALI_CTL_155;
+	volatile u32 DENALI_CTL_156;
+	volatile u32 DENALI_CTL_157;
+	volatile u32 DENALI_CTL_158;
+	volatile u32 DENALI_CTL_159;
+	volatile u32 DENALI_CTL_160;
+	volatile u32 DENALI_CTL_161;
+	volatile u32 DENALI_CTL_162;
+	volatile u32 DENALI_CTL_163;
+	volatile u32 DENALI_CTL_164;
+	volatile u32 DENALI_CTL_165;
+	volatile u32 DENALI_CTL_166;
+	volatile u32 DENALI_CTL_167;
+	volatile u32 DENALI_CTL_168;
+	volatile u32 DENALI_CTL_169;
+	volatile u32 DENALI_CTL_170;
+	volatile u32 DENALI_CTL_171;
+	volatile u32 DENALI_CTL_172;
+	volatile u32 DENALI_CTL_173;
+	volatile u32 DENALI_CTL_174;
+	volatile u32 DENALI_CTL_175;
+	volatile u32 DENALI_CTL_176;
+	volatile u32 DENALI_CTL_177;
+	volatile u32 DENALI_CTL_178;
+	volatile u32 DENALI_CTL_179;
+	volatile u32 DENALI_CTL_180;
+	volatile u32 DENALI_CTL_181;
+	volatile u32 DENALI_CTL_182;
+	volatile u32 DENALI_CTL_183;
+	volatile u32 DENALI_CTL_184;
+	volatile u32 DENALI_CTL_185;
+	volatile u32 DENALI_CTL_186;
+	volatile u32 DENALI_CTL_187;
+	volatile u32 DENALI_CTL_188;
+	volatile u32 DENALI_CTL_189;
+	volatile u32 DENALI_CTL_190;
+	volatile u32 DENALI_CTL_191;
+	volatile u32 DENALI_CTL_192;
+	volatile u32 DENALI_CTL_193;
+	volatile u32 DENALI_CTL_194;
+	volatile u32 DENALI_CTL_195;
+	volatile u32 DENALI_CTL_196;
+	volatile u32 DENALI_CTL_197;
+	volatile u32 DENALI_CTL_198;
+	volatile u32 DENALI_CTL_199;
+	volatile u32 DENALI_CTL_200;
+	volatile u32 DENALI_CTL_201;
+	volatile u32 DENALI_CTL_202;
+	volatile u32 DENALI_CTL_203;
+	volatile u32 DENALI_CTL_204;
+	volatile u32 DENALI_CTL_205;
+	volatile u32 DENALI_CTL_206;
+	volatile u32 DENALI_CTL_207;
+	volatile u32 DENALI_CTL_208;
+	volatile u32 DENALI_CTL_209;
+	volatile u32 DENALI_CTL_210;
+	volatile u32 DENALI_CTL_211;
+	volatile u32 DENALI_CTL_212;
+	volatile u32 DENALI_CTL_213;
+	volatile u32 DENALI_CTL_214;
+	volatile u32 DENALI_CTL_215;
+	volatile u32 DENALI_CTL_216;
+	volatile u32 DENALI_CTL_217;
+	volatile u32 DENALI_CTL_218;
+	volatile u32 DENALI_CTL_219;
+	volatile u32 DENALI_CTL_220;
+	volatile u32 DENALI_CTL_221;
+	volatile u32 DENALI_CTL_222;
+	volatile u32 DENALI_CTL_223;
+	volatile u32 DENALI_CTL_224;
+	volatile u32 DENALI_CTL_225;
+	volatile u32 DENALI_CTL_226;
+	volatile u32 DENALI_CTL_227;
+	volatile u32 DENALI_CTL_228;
+	volatile u32 DENALI_CTL_229;
+	volatile u32 DENALI_CTL_230;
+	volatile u32 DENALI_CTL_231;
+	volatile u32 DENALI_CTL_232;
+	volatile u32 DENALI_CTL_233;
+	volatile u32 DENALI_CTL_234;
+	volatile u32 DENALI_CTL_235;
+	volatile u32 DENALI_CTL_236;
+	volatile u32 DENALI_CTL_237;
+	volatile u32 DENALI_CTL_238;
+	volatile u32 DENALI_CTL_239;
+	volatile u32 DENALI_CTL_240;
+	volatile u32 DENALI_CTL_241;
+	volatile u32 DENALI_CTL_242;
+	volatile u32 DENALI_CTL_243;
+	volatile u32 DENALI_CTL_244;
+	volatile u32 DENALI_CTL_245;
+	volatile u32 DENALI_CTL_246;
+	volatile u32 DENALI_CTL_247;
+	volatile u32 DENALI_CTL_248;
+	volatile u32 DENALI_CTL_249;
+	volatile u32 DENALI_CTL_250;
+	volatile u32 DENALI_CTL_251;
+	volatile u32 DENALI_CTL_252;
+	volatile u32 DENALI_CTL_253;
+	volatile u32 DENALI_CTL_254;
+	volatile u32 DENALI_CTL_255;
+	volatile u32 DENALI_CTL_256;
+	volatile u32 DENALI_CTL_257;
+	volatile u32 DENALI_CTL_258;
+	volatile u32 DENALI_CTL_259;
+	volatile u32 DENALI_CTL_260;
+	volatile u32 DENALI_CTL_261;
+	volatile u32 DENALI_CTL_262;
+	volatile u32 DENALI_CTL_263;
+	volatile u32 DENALI_CTL_264;
+	volatile u32 DENALI_CTL_265;
+	volatile u32 DENALI_CTL_266;
+	volatile u32 DENALI_CTL_267;
+	volatile u32 DENALI_CTL_268;
+	volatile u32 DENALI_CTL_269;
+	volatile u32 DENALI_CTL_270;
+	volatile u32 DENALI_CTL_271;
+	volatile u32 DENALI_CTL_272;
+	volatile u32 DENALI_CTL_273;
+	volatile u32 DENALI_CTL_274;
+	volatile u32 DENALI_CTL_275;
+	volatile u32 DENALI_CTL_276;
+	volatile u32 DENALI_CTL_277;
+	volatile u32 DENALI_CTL_278;
+	volatile u32 DENALI_CTL_279;
+	volatile u32 DENALI_CTL_280;
+	volatile u32 DENALI_CTL_281;
+	volatile u32 DENALI_CTL_282;
+	volatile u32 DENALI_CTL_283;
+	volatile u32 DENALI_CTL_284;
+	volatile u32 DENALI_CTL_285;
+	volatile u32 DENALI_CTL_286;
+	volatile u32 DENALI_CTL_287;
+	volatile u32 DENALI_CTL_288;
+	volatile u32 DENALI_CTL_289;
+	volatile u32 DENALI_CTL_290;
+	volatile u32 DENALI_CTL_291;
+	volatile u32 DENALI_CTL_292;
+	volatile u32 DENALI_CTL_293;
+	volatile u32 DENALI_CTL_294;
+	volatile u32 DENALI_CTL_295;
+	volatile u32 DENALI_CTL_296;
+	volatile u32 DENALI_CTL_297;
+	volatile u32 DENALI_CTL_298;
+	volatile u32 DENALI_CTL_299;
+	volatile u32 DENALI_CTL_300;
+	volatile u32 DENALI_CTL_301;
+	volatile u32 DENALI_CTL_302;
+	volatile u32 DENALI_CTL_303;
+	volatile u32 DENALI_CTL_304;
+	volatile u32 DENALI_CTL_305;
+	volatile u32 DENALI_CTL_306;
+	volatile u32 DENALI_CTL_307;
+	volatile u32 DENALI_CTL_308;
+	volatile u32 DENALI_CTL_309;
+	volatile u32 DENALI_CTL_310;
+	volatile u32 DENALI_CTL_311;
+	volatile u32 DENALI_CTL_312;
+	volatile u32 DENALI_CTL_313;
+	volatile u32 DENALI_CTL_314;
+	volatile u32 DENALI_CTL_315;
+	volatile u32 DENALI_CTL_316;
+	volatile u32 DENALI_CTL_317;
+	volatile u32 DENALI_CTL_318;
+	volatile u32 DENALI_CTL_319;
+	volatile u32 DENALI_CTL_320;
+	volatile u32 DENALI_CTL_321;
+	volatile u32 DENALI_CTL_322;
+	volatile u32 DENALI_CTL_323;
+	volatile u32 DENALI_CTL_324;
+	volatile u32 DENALI_CTL_325;
+	volatile u32 DENALI_CTL_326;
+	volatile u32 DENALI_CTL_327;
+	volatile u32 DENALI_CTL_328;
+	volatile u32 DENALI_CTL_329;
+	volatile u32 DENALI_CTL_330;
+	volatile u32 DENALI_CTL_331;
+	volatile u32 DENALI_CTL_332;
+	volatile u32 DENALI_CTL_333;
+	volatile u32 DENALI_CTL_334;
+	volatile u32 DENALI_CTL_335;
+	volatile u32 DENALI_CTL_336;
+	volatile u32 DENALI_CTL_337;
+	volatile u32 DENALI_CTL_338;
+	volatile u32 DENALI_CTL_339;
+	volatile u32 DENALI_CTL_340;
+	volatile u32 DENALI_CTL_341;
+	volatile u32 DENALI_CTL_342;
+	volatile u32 DENALI_CTL_343;
+	volatile u32 DENALI_CTL_344;
+	volatile u32 DENALI_CTL_345;
+	volatile u32 DENALI_CTL_346;
+	volatile u32 DENALI_CTL_347;
+	volatile u32 DENALI_CTL_348;
+	volatile u32 DENALI_CTL_349;
+	volatile u32 DENALI_CTL_350;
+	volatile u32 DENALI_CTL_351;
+	volatile u32 DENALI_CTL_352;
+	volatile u32 DENALI_CTL_353;
+	volatile u32 DENALI_CTL_354;
+	volatile u32 DENALI_CTL_355;
+	volatile u32 DENALI_CTL_356;
+	volatile u32 DENALI_CTL_357;
+	volatile u32 DENALI_CTL_358;
+	volatile u32 DENALI_CTL_359;
+	volatile u32 DENALI_CTL_360;
+	volatile u32 DENALI_CTL_361;
+	volatile u32 DENALI_CTL_362;
+	volatile u32 DENALI_CTL_363;
+	volatile u32 DENALI_CTL_364;
+	volatile u32 DENALI_CTL_365;
+	volatile u32 DENALI_CTL_366;
+	volatile u32 DENALI_CTL_367;
+	volatile u32 DENALI_CTL_368;
+	volatile u32 DENALI_CTL_369;
+	volatile u32 DENALI_CTL_370;
+	volatile u32 DENALI_CTL_371;
+	volatile u32 DENALI_CTL_372;
+	volatile u32 DENALI_CTL_373;
+	volatile u32 DENALI_CTL_374;
+	volatile u32 DENALI_CTL_375;
+	volatile u32 DENALI_CTL_376;
+	volatile u32 DENALI_CTL_377;
+	volatile u32 DENALI_CTL_378;
+	volatile u32 DENALI_CTL_379;
+	volatile u32 DENALI_CTL_380;
+	volatile u32 DENALI_CTL_381;
+	volatile u32 DENALI_CTL_382;
+	volatile u32 DENALI_CTL_383;
+	volatile u32 DENALI_CTL_384;
+	volatile u32 DENALI_CTL_385;
+	volatile u32 DENALI_CTL_386;
+	volatile u32 DENALI_CTL_387;
+	volatile u32 DENALI_CTL_388;
+	volatile u32 DENALI_CTL_389;
+	volatile u32 DENALI_CTL_390;
+	volatile u32 DENALI_CTL_391;
+	volatile u32 DENALI_CTL_392;
+	volatile u32 DENALI_CTL_393;
+	volatile u32 DENALI_CTL_394;
+	volatile u32 DENALI_CTL_395;
+	volatile u32 DENALI_CTL_396;
+	volatile u32 DENALI_CTL_397;
+	volatile u32 DENALI_CTL_398;
+	volatile u32 DENALI_CTL_399;
+	volatile u32 DENALI_CTL_400;
+	volatile u32 DENALI_CTL_401;
+	volatile u32 DENALI_CTL_402;
+	volatile u32 DENALI_CTL_403;
+	volatile u32 DENALI_CTL_404;
+	volatile u32 DENALI_CTL_405;
+	volatile u32 DENALI_CTL_406;
+	volatile u32 DENALI_CTL_407;
+	volatile u32 DENALI_CTL_408;
+	volatile u32 DENALI_CTL_409;
+	volatile u32 DENALI_CTL_410;
+	volatile u32 DENALI_CTL_411;
+	volatile u32 DENALI_CTL_412;
+	volatile u32 DENALI_CTL_413;
+	volatile u32 DENALI_CTL_414;
+	volatile u32 DENALI_CTL_415;
+	volatile u32 DENALI_CTL_416;
+	volatile u32 DENALI_CTL_417;
+	volatile u32 DENALI_CTL_418;
+	volatile u32 DENALI_CTL_419;
+	volatile u32 DENALI_CTL_420;
+	volatile u32 DENALI_CTL_421;
+	volatile u32 DENALI_CTL_422;
+	volatile char pad__0[0x1964U];
+	volatile u32 DENALI_PI_0;
+	volatile u32 DENALI_PI_1;
+	volatile u32 DENALI_PI_2;
+	volatile u32 DENALI_PI_3;
+	volatile u32 DENALI_PI_4;
+	volatile u32 DENALI_PI_5;
+	volatile u32 DENALI_PI_6;
+	volatile u32 DENALI_PI_7;
+	volatile u32 DENALI_PI_8;
+	volatile u32 DENALI_PI_9;
+	volatile u32 DENALI_PI_10;
+	volatile u32 DENALI_PI_11;
+	volatile u32 DENALI_PI_12;
+	volatile u32 DENALI_PI_13;
+	volatile u32 DENALI_PI_14;
+	volatile u32 DENALI_PI_15;
+	volatile u32 DENALI_PI_16;
+	volatile u32 DENALI_PI_17;
+	volatile u32 DENALI_PI_18;
+	volatile u32 DENALI_PI_19;
+	volatile u32 DENALI_PI_20;
+	volatile u32 DENALI_PI_21;
+	volatile u32 DENALI_PI_22;
+	volatile u32 DENALI_PI_23;
+	volatile u32 DENALI_PI_24;
+	volatile u32 DENALI_PI_25;
+	volatile u32 DENALI_PI_26;
+	volatile u32 DENALI_PI_27;
+	volatile u32 DENALI_PI_28;
+	volatile u32 DENALI_PI_29;
+	volatile u32 DENALI_PI_30;
+	volatile u32 DENALI_PI_31;
+	volatile u32 DENALI_PI_32;
+	volatile u32 DENALI_PI_33;
+	volatile u32 DENALI_PI_34;
+	volatile u32 DENALI_PI_35;
+	volatile u32 DENALI_PI_36;
+	volatile u32 DENALI_PI_37;
+	volatile u32 DENALI_PI_38;
+	volatile u32 DENALI_PI_39;
+	volatile u32 DENALI_PI_40;
+	volatile u32 DENALI_PI_41;
+	volatile u32 DENALI_PI_42;
+	volatile u32 DENALI_PI_43;
+	volatile u32 DENALI_PI_44;
+	volatile u32 DENALI_PI_45;
+	volatile u32 DENALI_PI_46;
+	volatile u32 DENALI_PI_47;
+	volatile u32 DENALI_PI_48;
+	volatile u32 DENALI_PI_49;
+	volatile u32 DENALI_PI_50;
+	volatile u32 DENALI_PI_51;
+	volatile u32 DENALI_PI_52;
+	volatile u32 DENALI_PI_53;
+	volatile u32 DENALI_PI_54;
+	volatile u32 DENALI_PI_55;
+	volatile u32 DENALI_PI_56;
+	volatile u32 DENALI_PI_57;
+	volatile u32 DENALI_PI_58;
+	volatile u32 DENALI_PI_59;
+	volatile u32 DENALI_PI_60;
+	volatile u32 DENALI_PI_61;
+	volatile u32 DENALI_PI_62;
+	volatile u32 DENALI_PI_63;
+	volatile u32 DENALI_PI_64;
+	volatile u32 DENALI_PI_65;
+	volatile u32 DENALI_PI_66;
+	volatile u32 DENALI_PI_67;
+	volatile u32 DENALI_PI_68;
+	volatile u32 DENALI_PI_69;
+	volatile u32 DENALI_PI_70;
+	volatile u32 DENALI_PI_71;
+	volatile u32 DENALI_PI_72;
+	volatile u32 DENALI_PI_73;
+	volatile u32 DENALI_PI_74;
+	volatile u32 DENALI_PI_75;
+	volatile u32 DENALI_PI_76;
+	volatile u32 DENALI_PI_77;
+	volatile u32 DENALI_PI_78;
+	volatile u32 DENALI_PI_79;
+	volatile u32 DENALI_PI_80;
+	volatile u32 DENALI_PI_81;
+	volatile u32 DENALI_PI_82;
+	volatile u32 DENALI_PI_83;
+	volatile u32 DENALI_PI_84;
+	volatile u32 DENALI_PI_85;
+	volatile u32 DENALI_PI_86;
+	volatile u32 DENALI_PI_87;
+	volatile u32 DENALI_PI_88;
+	volatile u32 DENALI_PI_89;
+	volatile u32 DENALI_PI_90;
+	volatile u32 DENALI_PI_91;
+	volatile u32 DENALI_PI_92;
+	volatile u32 DENALI_PI_93;
+	volatile u32 DENALI_PI_94;
+	volatile u32 DENALI_PI_95;
+	volatile u32 DENALI_PI_96;
+	volatile u32 DENALI_PI_97;
+	volatile u32 DENALI_PI_98;
+	volatile u32 DENALI_PI_99;
+	volatile u32 DENALI_PI_100;
+	volatile u32 DENALI_PI_101;
+	volatile u32 DENALI_PI_102;
+	volatile u32 DENALI_PI_103;
+	volatile u32 DENALI_PI_104;
+	volatile u32 DENALI_PI_105;
+	volatile u32 DENALI_PI_106;
+	volatile u32 DENALI_PI_107;
+	volatile u32 DENALI_PI_108;
+	volatile u32 DENALI_PI_109;
+	volatile u32 DENALI_PI_110;
+	volatile u32 DENALI_PI_111;
+	volatile u32 DENALI_PI_112;
+	volatile u32 DENALI_PI_113;
+	volatile u32 DENALI_PI_114;
+	volatile u32 DENALI_PI_115;
+	volatile u32 DENALI_PI_116;
+	volatile u32 DENALI_PI_117;
+	volatile u32 DENALI_PI_118;
+	volatile u32 DENALI_PI_119;
+	volatile u32 DENALI_PI_120;
+	volatile u32 DENALI_PI_121;
+	volatile u32 DENALI_PI_122;
+	volatile u32 DENALI_PI_123;
+	volatile u32 DENALI_PI_124;
+	volatile u32 DENALI_PI_125;
+	volatile u32 DENALI_PI_126;
+	volatile u32 DENALI_PI_127;
+	volatile u32 DENALI_PI_128;
+	volatile u32 DENALI_PI_129;
+	volatile u32 DENALI_PI_130;
+	volatile u32 DENALI_PI_131;
+	volatile u32 DENALI_PI_132;
+	volatile u32 DENALI_PI_133;
+	volatile u32 DENALI_PI_134;
+	volatile u32 DENALI_PI_135;
+	volatile u32 DENALI_PI_136;
+	volatile u32 DENALI_PI_137;
+	volatile u32 DENALI_PI_138;
+	volatile u32 DENALI_PI_139;
+	volatile u32 DENALI_PI_140;
+	volatile u32 DENALI_PI_141;
+	volatile u32 DENALI_PI_142;
+	volatile u32 DENALI_PI_143;
+	volatile u32 DENALI_PI_144;
+	volatile u32 DENALI_PI_145;
+	volatile u32 DENALI_PI_146;
+	volatile u32 DENALI_PI_147;
+	volatile u32 DENALI_PI_148;
+	volatile u32 DENALI_PI_149;
+	volatile u32 DENALI_PI_150;
+	volatile u32 DENALI_PI_151;
+	volatile u32 DENALI_PI_152;
+	volatile u32 DENALI_PI_153;
+	volatile u32 DENALI_PI_154;
+	volatile u32 DENALI_PI_155;
+	volatile u32 DENALI_PI_156;
+	volatile u32 DENALI_PI_157;
+	volatile u32 DENALI_PI_158;
+	volatile u32 DENALI_PI_159;
+	volatile u32 DENALI_PI_160;
+	volatile u32 DENALI_PI_161;
+	volatile u32 DENALI_PI_162;
+	volatile u32 DENALI_PI_163;
+	volatile u32 DENALI_PI_164;
+	volatile u32 DENALI_PI_165;
+	volatile u32 DENALI_PI_166;
+	volatile u32 DENALI_PI_167;
+	volatile u32 DENALI_PI_168;
+	volatile u32 DENALI_PI_169;
+	volatile u32 DENALI_PI_170;
+	volatile u32 DENALI_PI_171;
+	volatile u32 DENALI_PI_172;
+	volatile u32 DENALI_PI_173;
+	volatile u32 DENALI_PI_174;
+	volatile u32 DENALI_PI_175;
+	volatile u32 DENALI_PI_176;
+	volatile u32 DENALI_PI_177;
+	volatile u32 DENALI_PI_178;
+	volatile u32 DENALI_PI_179;
+	volatile u32 DENALI_PI_180;
+	volatile u32 DENALI_PI_181;
+	volatile u32 DENALI_PI_182;
+	volatile u32 DENALI_PI_183;
+	volatile u32 DENALI_PI_184;
+	volatile u32 DENALI_PI_185;
+	volatile u32 DENALI_PI_186;
+	volatile u32 DENALI_PI_187;
+	volatile u32 DENALI_PI_188;
+	volatile u32 DENALI_PI_189;
+	volatile u32 DENALI_PI_190;
+	volatile u32 DENALI_PI_191;
+	volatile u32 DENALI_PI_192;
+	volatile u32 DENALI_PI_193;
+	volatile u32 DENALI_PI_194;
+	volatile u32 DENALI_PI_195;
+	volatile u32 DENALI_PI_196;
+	volatile u32 DENALI_PI_197;
+	volatile u32 DENALI_PI_198;
+	volatile u32 DENALI_PI_199;
+	volatile u32 DENALI_PI_200;
+	volatile u32 DENALI_PI_201;
+	volatile u32 DENALI_PI_202;
+	volatile u32 DENALI_PI_203;
+	volatile u32 DENALI_PI_204;
+	volatile u32 DENALI_PI_205;
+	volatile u32 DENALI_PI_206;
+	volatile u32 DENALI_PI_207;
+	volatile u32 DENALI_PI_208;
+	volatile u32 DENALI_PI_209;
+	volatile u32 DENALI_PI_210;
+	volatile u32 DENALI_PI_211;
+	volatile u32 DENALI_PI_212;
+	volatile u32 DENALI_PI_213;
+	volatile u32 DENALI_PI_214;
+	volatile u32 DENALI_PI_215;
+	volatile u32 DENALI_PI_216;
+	volatile u32 DENALI_PI_217;
+	volatile u32 DENALI_PI_218;
+	volatile u32 DENALI_PI_219;
+	volatile u32 DENALI_PI_220;
+	volatile u32 DENALI_PI_221;
+	volatile u32 DENALI_PI_222;
+	volatile u32 DENALI_PI_223;
+	volatile u32 DENALI_PI_224;
+	volatile u32 DENALI_PI_225;
+	volatile u32 DENALI_PI_226;
+	volatile u32 DENALI_PI_227;
+	volatile u32 DENALI_PI_228;
+	volatile u32 DENALI_PI_229;
+	volatile u32 DENALI_PI_230;
+	volatile u32 DENALI_PI_231;
+	volatile u32 DENALI_PI_232;
+	volatile u32 DENALI_PI_233;
+	volatile u32 DENALI_PI_234;
+	volatile u32 DENALI_PI_235;
+	volatile u32 DENALI_PI_236;
+	volatile u32 DENALI_PI_237;
+	volatile u32 DENALI_PI_238;
+	volatile u32 DENALI_PI_239;
+	volatile u32 DENALI_PI_240;
+	volatile u32 DENALI_PI_241;
+	volatile u32 DENALI_PI_242;
+	volatile u32 DENALI_PI_243;
+	volatile u32 DENALI_PI_244;
+	volatile u32 DENALI_PI_245;
+	volatile u32 DENALI_PI_246;
+	volatile u32 DENALI_PI_247;
+	volatile u32 DENALI_PI_248;
+	volatile u32 DENALI_PI_249;
+	volatile u32 DENALI_PI_250;
+	volatile u32 DENALI_PI_251;
+	volatile u32 DENALI_PI_252;
+	volatile u32 DENALI_PI_253;
+	volatile u32 DENALI_PI_254;
+	volatile u32 DENALI_PI_255;
+	volatile u32 DENALI_PI_256;
+	volatile u32 DENALI_PI_257;
+	volatile u32 DENALI_PI_258;
+	volatile u32 DENALI_PI_259;
+	volatile u32 DENALI_PI_260;
+	volatile u32 DENALI_PI_261;
+	volatile u32 DENALI_PI_262;
+	volatile u32 DENALI_PI_263;
+	volatile u32 DENALI_PI_264;
+	volatile u32 DENALI_PI_265;
+	volatile u32 DENALI_PI_266;
+	volatile u32 DENALI_PI_267;
+	volatile u32 DENALI_PI_268;
+	volatile u32 DENALI_PI_269;
+	volatile u32 DENALI_PI_270;
+	volatile u32 DENALI_PI_271;
+	volatile u32 DENALI_PI_272;
+	volatile u32 DENALI_PI_273;
+	volatile u32 DENALI_PI_274;
+	volatile u32 DENALI_PI_275;
+	volatile u32 DENALI_PI_276;
+	volatile u32 DENALI_PI_277;
+	volatile u32 DENALI_PI_278;
+	volatile u32 DENALI_PI_279;
+	volatile u32 DENALI_PI_280;
+	volatile u32 DENALI_PI_281;
+	volatile u32 DENALI_PI_282;
+	volatile u32 DENALI_PI_283;
+	volatile u32 DENALI_PI_284;
+	volatile u32 DENALI_PI_285;
+	volatile u32 DENALI_PI_286;
+	volatile u32 DENALI_PI_287;
+	volatile u32 DENALI_PI_288;
+	volatile u32 DENALI_PI_289;
+	volatile u32 DENALI_PI_290;
+	volatile u32 DENALI_PI_291;
+	volatile u32 DENALI_PI_292;
+	volatile u32 DENALI_PI_293;
+	volatile u32 DENALI_PI_294;
+	volatile u32 DENALI_PI_295;
+	volatile u32 DENALI_PI_296;
+	volatile u32 DENALI_PI_297;
+	volatile u32 DENALI_PI_298;
+	volatile u32 DENALI_PI_299;
+	volatile u32 DENALI_PI_300;
+	volatile u32 DENALI_PI_301;
+	volatile u32 DENALI_PI_302;
+	volatile u32 DENALI_PI_303;
+	volatile u32 DENALI_PI_304;
+	volatile u32 DENALI_PI_305;
+	volatile u32 DENALI_PI_306;
+	volatile u32 DENALI_PI_307;
+	volatile u32 DENALI_PI_308;
+	volatile u32 DENALI_PI_309;
+	volatile u32 DENALI_PI_310;
+	volatile u32 DENALI_PI_311;
+	volatile u32 DENALI_PI_312;
+	volatile u32 DENALI_PI_313;
+	volatile u32 DENALI_PI_314;
+	volatile u32 DENALI_PI_315;
+	volatile u32 DENALI_PI_316;
+	volatile u32 DENALI_PI_317;
+	volatile u32 DENALI_PI_318;
+	volatile u32 DENALI_PI_319;
+	volatile u32 DENALI_PI_320;
+	volatile u32 DENALI_PI_321;
+	volatile u32 DENALI_PI_322;
+	volatile u32 DENALI_PI_323;
+	volatile u32 DENALI_PI_324;
+	volatile u32 DENALI_PI_325;
+	volatile u32 DENALI_PI_326;
+	volatile u32 DENALI_PI_327;
+	volatile u32 DENALI_PI_328;
+	volatile u32 DENALI_PI_329;
+	volatile u32 DENALI_PI_330;
+	volatile u32 DENALI_PI_331;
+	volatile u32 DENALI_PI_332;
+	volatile u32 DENALI_PI_333;
+	volatile u32 DENALI_PI_334;
+	volatile u32 DENALI_PI_335;
+	volatile u32 DENALI_PI_336;
+	volatile u32 DENALI_PI_337;
+	volatile u32 DENALI_PI_338;
+	volatile u32 DENALI_PI_339;
+	volatile u32 DENALI_PI_340;
+	volatile u32 DENALI_PI_341;
+	volatile u32 DENALI_PI_342;
+	volatile u32 DENALI_PI_343;
+	volatile u32 DENALI_PI_344;
+	volatile char pad__1[0x1A9CU];
+	volatile u32 DENALI_PHY_0;
+	volatile u32 DENALI_PHY_1;
+	volatile u32 DENALI_PHY_2;
+	volatile u32 DENALI_PHY_3;
+	volatile u32 DENALI_PHY_4;
+	volatile u32 DENALI_PHY_5;
+	volatile u32 DENALI_PHY_6;
+	volatile u32 DENALI_PHY_7;
+	volatile u32 DENALI_PHY_8;
+	volatile u32 DENALI_PHY_9;
+	volatile u32 DENALI_PHY_10;
+	volatile u32 DENALI_PHY_11;
+	volatile u32 DENALI_PHY_12;
+	volatile u32 DENALI_PHY_13;
+	volatile u32 DENALI_PHY_14;
+	volatile u32 DENALI_PHY_15;
+	volatile u32 DENALI_PHY_16;
+	volatile u32 DENALI_PHY_17;
+	volatile u32 DENALI_PHY_18;
+	volatile u32 DENALI_PHY_19;
+	volatile u32 DENALI_PHY_20;
+	volatile u32 DENALI_PHY_21;
+	volatile u32 DENALI_PHY_22;
+	volatile u32 DENALI_PHY_23;
+	volatile u32 DENALI_PHY_24;
+	volatile u32 DENALI_PHY_25;
+	volatile u32 DENALI_PHY_26;
+	volatile u32 DENALI_PHY_27;
+	volatile u32 DENALI_PHY_28;
+	volatile u32 DENALI_PHY_29;
+	volatile u32 DENALI_PHY_30;
+	volatile u32 DENALI_PHY_31;
+	volatile u32 DENALI_PHY_32;
+	volatile u32 DENALI_PHY_33;
+	volatile u32 DENALI_PHY_34;
+	volatile u32 DENALI_PHY_35;
+	volatile u32 DENALI_PHY_36;
+	volatile u32 DENALI_PHY_37;
+	volatile u32 DENALI_PHY_38;
+	volatile u32 DENALI_PHY_39;
+	volatile u32 DENALI_PHY_40;
+	volatile u32 DENALI_PHY_41;
+	volatile u32 DENALI_PHY_42;
+	volatile u32 DENALI_PHY_43;
+	volatile u32 DENALI_PHY_44;
+	volatile u32 DENALI_PHY_45;
+	volatile u32 DENALI_PHY_46;
+	volatile u32 DENALI_PHY_47;
+	volatile u32 DENALI_PHY_48;
+	volatile u32 DENALI_PHY_49;
+	volatile u32 DENALI_PHY_50;
+	volatile u32 DENALI_PHY_51;
+	volatile u32 DENALI_PHY_52;
+	volatile u32 DENALI_PHY_53;
+	volatile u32 DENALI_PHY_54;
+	volatile u32 DENALI_PHY_55;
+	volatile u32 DENALI_PHY_56;
+	volatile u32 DENALI_PHY_57;
+	volatile u32 DENALI_PHY_58;
+	volatile u32 DENALI_PHY_59;
+	volatile u32 DENALI_PHY_60;
+	volatile u32 DENALI_PHY_61;
+	volatile u32 DENALI_PHY_62;
+	volatile u32 DENALI_PHY_63;
+	volatile u32 DENALI_PHY_64;
+	volatile u32 DENALI_PHY_65;
+	volatile u32 DENALI_PHY_66;
+	volatile u32 DENALI_PHY_67;
+	volatile u32 DENALI_PHY_68;
+	volatile u32 DENALI_PHY_69;
+	volatile u32 DENALI_PHY_70;
+	volatile u32 DENALI_PHY_71;
+	volatile u32 DENALI_PHY_72;
+	volatile u32 DENALI_PHY_73;
+	volatile u32 DENALI_PHY_74;
+	volatile u32 DENALI_PHY_75;
+	volatile u32 DENALI_PHY_76;
+	volatile u32 DENALI_PHY_77;
+	volatile u32 DENALI_PHY_78;
+	volatile u32 DENALI_PHY_79;
+	volatile u32 DENALI_PHY_80;
+	volatile u32 DENALI_PHY_81;
+	volatile u32 DENALI_PHY_82;
+	volatile u32 DENALI_PHY_83;
+	volatile u32 DENALI_PHY_84;
+	volatile u32 DENALI_PHY_85;
+	volatile u32 DENALI_PHY_86;
+	volatile u32 DENALI_PHY_87;
+	volatile u32 DENALI_PHY_88;
+	volatile u32 DENALI_PHY_89;
+	volatile u32 DENALI_PHY_90;
+	volatile u32 DENALI_PHY_91;
+	volatile u32 DENALI_PHY_92;
+	volatile u32 DENALI_PHY_93;
+	volatile u32 DENALI_PHY_94;
+	volatile u32 DENALI_PHY_95;
+	volatile u32 DENALI_PHY_96;
+	volatile u32 DENALI_PHY_97;
+	volatile u32 DENALI_PHY_98;
+	volatile u32 DENALI_PHY_99;
+	volatile u32 DENALI_PHY_100;
+	volatile u32 DENALI_PHY_101;
+	volatile u32 DENALI_PHY_102;
+	volatile u32 DENALI_PHY_103;
+	volatile u32 DENALI_PHY_104;
+	volatile u32 DENALI_PHY_105;
+	volatile u32 DENALI_PHY_106;
+	volatile u32 DENALI_PHY_107;
+	volatile u32 DENALI_PHY_108;
+	volatile u32 DENALI_PHY_109;
+	volatile u32 DENALI_PHY_110;
+	volatile u32 DENALI_PHY_111;
+	volatile u32 DENALI_PHY_112;
+	volatile u32 DENALI_PHY_113;
+	volatile u32 DENALI_PHY_114;
+	volatile u32 DENALI_PHY_115;
+	volatile u32 DENALI_PHY_116;
+	volatile u32 DENALI_PHY_117;
+	volatile u32 DENALI_PHY_118;
+	volatile u32 DENALI_PHY_119;
+	volatile u32 DENALI_PHY_120;
+	volatile u32 DENALI_PHY_121;
+	volatile u32 DENALI_PHY_122;
+	volatile u32 DENALI_PHY_123;
+	volatile u32 DENALI_PHY_124;
+	volatile u32 DENALI_PHY_125;
+	volatile char pad__2[0x208U];
+	volatile u32 DENALI_PHY_256;
+	volatile u32 DENALI_PHY_257;
+	volatile u32 DENALI_PHY_258;
+	volatile u32 DENALI_PHY_259;
+	volatile u32 DENALI_PHY_260;
+	volatile u32 DENALI_PHY_261;
+	volatile u32 DENALI_PHY_262;
+	volatile u32 DENALI_PHY_263;
+	volatile u32 DENALI_PHY_264;
+	volatile u32 DENALI_PHY_265;
+	volatile u32 DENALI_PHY_266;
+	volatile u32 DENALI_PHY_267;
+	volatile u32 DENALI_PHY_268;
+	volatile u32 DENALI_PHY_269;
+	volatile u32 DENALI_PHY_270;
+	volatile u32 DENALI_PHY_271;
+	volatile u32 DENALI_PHY_272;
+	volatile u32 DENALI_PHY_273;
+	volatile u32 DENALI_PHY_274;
+	volatile u32 DENALI_PHY_275;
+	volatile u32 DENALI_PHY_276;
+	volatile u32 DENALI_PHY_277;
+	volatile u32 DENALI_PHY_278;
+	volatile u32 DENALI_PHY_279;
+	volatile u32 DENALI_PHY_280;
+	volatile u32 DENALI_PHY_281;
+	volatile u32 DENALI_PHY_282;
+	volatile u32 DENALI_PHY_283;
+	volatile u32 DENALI_PHY_284;
+	volatile u32 DENALI_PHY_285;
+	volatile u32 DENALI_PHY_286;
+	volatile u32 DENALI_PHY_287;
+	volatile u32 DENALI_PHY_288;
+	volatile u32 DENALI_PHY_289;
+	volatile u32 DENALI_PHY_290;
+	volatile u32 DENALI_PHY_291;
+	volatile u32 DENALI_PHY_292;
+	volatile u32 DENALI_PHY_293;
+	volatile u32 DENALI_PHY_294;
+	volatile u32 DENALI_PHY_295;
+	volatile u32 DENALI_PHY_296;
+	volatile u32 DENALI_PHY_297;
+	volatile u32 DENALI_PHY_298;
+	volatile u32 DENALI_PHY_299;
+	volatile u32 DENALI_PHY_300;
+	volatile u32 DENALI_PHY_301;
+	volatile u32 DENALI_PHY_302;
+	volatile u32 DENALI_PHY_303;
+	volatile u32 DENALI_PHY_304;
+	volatile u32 DENALI_PHY_305;
+	volatile u32 DENALI_PHY_306;
+	volatile u32 DENALI_PHY_307;
+	volatile u32 DENALI_PHY_308;
+	volatile u32 DENALI_PHY_309;
+	volatile u32 DENALI_PHY_310;
+	volatile u32 DENALI_PHY_311;
+	volatile u32 DENALI_PHY_312;
+	volatile u32 DENALI_PHY_313;
+	volatile u32 DENALI_PHY_314;
+	volatile u32 DENALI_PHY_315;
+	volatile u32 DENALI_PHY_316;
+	volatile u32 DENALI_PHY_317;
+	volatile u32 DENALI_PHY_318;
+	volatile u32 DENALI_PHY_319;
+	volatile u32 DENALI_PHY_320;
+	volatile u32 DENALI_PHY_321;
+	volatile u32 DENALI_PHY_322;
+	volatile u32 DENALI_PHY_323;
+	volatile u32 DENALI_PHY_324;
+	volatile u32 DENALI_PHY_325;
+	volatile u32 DENALI_PHY_326;
+	volatile u32 DENALI_PHY_327;
+	volatile u32 DENALI_PHY_328;
+	volatile u32 DENALI_PHY_329;
+	volatile u32 DENALI_PHY_330;
+	volatile u32 DENALI_PHY_331;
+	volatile u32 DENALI_PHY_332;
+	volatile u32 DENALI_PHY_333;
+	volatile u32 DENALI_PHY_334;
+	volatile u32 DENALI_PHY_335;
+	volatile u32 DENALI_PHY_336;
+	volatile u32 DENALI_PHY_337;
+	volatile u32 DENALI_PHY_338;
+	volatile u32 DENALI_PHY_339;
+	volatile u32 DENALI_PHY_340;
+	volatile u32 DENALI_PHY_341;
+	volatile u32 DENALI_PHY_342;
+	volatile u32 DENALI_PHY_343;
+	volatile u32 DENALI_PHY_344;
+	volatile u32 DENALI_PHY_345;
+	volatile u32 DENALI_PHY_346;
+	volatile u32 DENALI_PHY_347;
+	volatile u32 DENALI_PHY_348;
+	volatile u32 DENALI_PHY_349;
+	volatile u32 DENALI_PHY_350;
+	volatile u32 DENALI_PHY_351;
+	volatile u32 DENALI_PHY_352;
+	volatile u32 DENALI_PHY_353;
+	volatile u32 DENALI_PHY_354;
+	volatile u32 DENALI_PHY_355;
+	volatile u32 DENALI_PHY_356;
+	volatile u32 DENALI_PHY_357;
+	volatile u32 DENALI_PHY_358;
+	volatile u32 DENALI_PHY_359;
+	volatile u32 DENALI_PHY_360;
+	volatile u32 DENALI_PHY_361;
+	volatile u32 DENALI_PHY_362;
+	volatile u32 DENALI_PHY_363;
+	volatile u32 DENALI_PHY_364;
+	volatile u32 DENALI_PHY_365;
+	volatile u32 DENALI_PHY_366;
+	volatile u32 DENALI_PHY_367;
+	volatile u32 DENALI_PHY_368;
+	volatile u32 DENALI_PHY_369;
+	volatile u32 DENALI_PHY_370;
+	volatile u32 DENALI_PHY_371;
+	volatile u32 DENALI_PHY_372;
+	volatile u32 DENALI_PHY_373;
+	volatile u32 DENALI_PHY_374;
+	volatile u32 DENALI_PHY_375;
+	volatile u32 DENALI_PHY_376;
+	volatile u32 DENALI_PHY_377;
+	volatile u32 DENALI_PHY_378;
+	volatile u32 DENALI_PHY_379;
+	volatile u32 DENALI_PHY_380;
+	volatile u32 DENALI_PHY_381;
+	volatile char pad__3[0x208U];
+	volatile u32 DENALI_PHY_512;
+	volatile u32 DENALI_PHY_513;
+	volatile u32 DENALI_PHY_514;
+	volatile u32 DENALI_PHY_515;
+	volatile u32 DENALI_PHY_516;
+	volatile u32 DENALI_PHY_517;
+	volatile u32 DENALI_PHY_518;
+	volatile u32 DENALI_PHY_519;
+	volatile u32 DENALI_PHY_520;
+	volatile u32 DENALI_PHY_521;
+	volatile u32 DENALI_PHY_522;
+	volatile u32 DENALI_PHY_523;
+	volatile u32 DENALI_PHY_524;
+	volatile u32 DENALI_PHY_525;
+	volatile u32 DENALI_PHY_526;
+	volatile u32 DENALI_PHY_527;
+	volatile u32 DENALI_PHY_528;
+	volatile u32 DENALI_PHY_529;
+	volatile u32 DENALI_PHY_530;
+	volatile u32 DENALI_PHY_531;
+	volatile u32 DENALI_PHY_532;
+	volatile u32 DENALI_PHY_533;
+	volatile u32 DENALI_PHY_534;
+	volatile u32 DENALI_PHY_535;
+	volatile u32 DENALI_PHY_536;
+	volatile u32 DENALI_PHY_537;
+	volatile u32 DENALI_PHY_538;
+	volatile u32 DENALI_PHY_539;
+	volatile u32 DENALI_PHY_540;
+	volatile u32 DENALI_PHY_541;
+	volatile u32 DENALI_PHY_542;
+	volatile u32 DENALI_PHY_543;
+	volatile u32 DENALI_PHY_544;
+	volatile u32 DENALI_PHY_545;
+	volatile u32 DENALI_PHY_546;
+	volatile u32 DENALI_PHY_547;
+	volatile u32 DENALI_PHY_548;
+	volatile u32 DENALI_PHY_549;
+	volatile u32 DENALI_PHY_550;
+	volatile u32 DENALI_PHY_551;
+	volatile u32 DENALI_PHY_552;
+	volatile u32 DENALI_PHY_553;
+	volatile u32 DENALI_PHY_554;
+	volatile char pad__4[0x354U];
+	volatile u32 DENALI_PHY_768;
+	volatile u32 DENALI_PHY_769;
+	volatile u32 DENALI_PHY_770;
+	volatile u32 DENALI_PHY_771;
+	volatile u32 DENALI_PHY_772;
+	volatile u32 DENALI_PHY_773;
+	volatile u32 DENALI_PHY_774;
+	volatile u32 DENALI_PHY_775;
+	volatile u32 DENALI_PHY_776;
+	volatile u32 DENALI_PHY_777;
+	volatile u32 DENALI_PHY_778;
+	volatile u32 DENALI_PHY_779;
+	volatile u32 DENALI_PHY_780;
+	volatile u32 DENALI_PHY_781;
+	volatile u32 DENALI_PHY_782;
+	volatile u32 DENALI_PHY_783;
+	volatile u32 DENALI_PHY_784;
+	volatile u32 DENALI_PHY_785;
+	volatile u32 DENALI_PHY_786;
+	volatile u32 DENALI_PHY_787;
+	volatile u32 DENALI_PHY_788;
+	volatile u32 DENALI_PHY_789;
+	volatile u32 DENALI_PHY_790;
+	volatile u32 DENALI_PHY_791;
+	volatile u32 DENALI_PHY_792;
+	volatile u32 DENALI_PHY_793;
+	volatile u32 DENALI_PHY_794;
+	volatile u32 DENALI_PHY_795;
+	volatile u32 DENALI_PHY_796;
+	volatile u32 DENALI_PHY_797;
+	volatile u32 DENALI_PHY_798;
+	volatile u32 DENALI_PHY_799;
+	volatile u32 DENALI_PHY_800;
+	volatile u32 DENALI_PHY_801;
+	volatile u32 DENALI_PHY_802;
+	volatile u32 DENALI_PHY_803;
+	volatile u32 DENALI_PHY_804;
+	volatile u32 DENALI_PHY_805;
+	volatile u32 DENALI_PHY_806;
+	volatile u32 DENALI_PHY_807;
+	volatile u32 DENALI_PHY_808;
+	volatile u32 DENALI_PHY_809;
+	volatile u32 DENALI_PHY_810;
+	volatile char pad__5[0x354U];
+	volatile u32 DENALI_PHY_1024;
+	volatile u32 DENALI_PHY_1025;
+	volatile u32 DENALI_PHY_1026;
+	volatile u32 DENALI_PHY_1027;
+	volatile u32 DENALI_PHY_1028;
+	volatile u32 DENALI_PHY_1029;
+	volatile u32 DENALI_PHY_1030;
+	volatile u32 DENALI_PHY_1031;
+	volatile u32 DENALI_PHY_1032;
+	volatile u32 DENALI_PHY_1033;
+	volatile u32 DENALI_PHY_1034;
+	volatile u32 DENALI_PHY_1035;
+	volatile u32 DENALI_PHY_1036;
+	volatile u32 DENALI_PHY_1037;
+	volatile u32 DENALI_PHY_1038;
+	volatile u32 DENALI_PHY_1039;
+	volatile u32 DENALI_PHY_1040;
+	volatile u32 DENALI_PHY_1041;
+	volatile u32 DENALI_PHY_1042;
+	volatile u32 DENALI_PHY_1043;
+	volatile u32 DENALI_PHY_1044;
+	volatile u32 DENALI_PHY_1045;
+	volatile u32 DENALI_PHY_1046;
+	volatile u32 DENALI_PHY_1047;
+	volatile u32 DENALI_PHY_1048;
+	volatile u32 DENALI_PHY_1049;
+	volatile u32 DENALI_PHY_1050;
+	volatile u32 DENALI_PHY_1051;
+	volatile u32 DENALI_PHY_1052;
+	volatile u32 DENALI_PHY_1053;
+	volatile u32 DENALI_PHY_1054;
+	volatile u32 DENALI_PHY_1055;
+	volatile u32 DENALI_PHY_1056;
+	volatile u32 DENALI_PHY_1057;
+	volatile u32 DENALI_PHY_1058;
+	volatile u32 DENALI_PHY_1059;
+	volatile u32 DENALI_PHY_1060;
+	volatile u32 DENALI_PHY_1061;
+	volatile u32 DENALI_PHY_1062;
+	volatile u32 DENALI_PHY_1063;
+	volatile u32 DENALI_PHY_1064;
+	volatile u32 DENALI_PHY_1065;
+	volatile u32 DENALI_PHY_1066;
+	volatile char pad__6[0x354U];
+	volatile u32 DENALI_PHY_1280;
+	volatile u32 DENALI_PHY_1281;
+	volatile u32 DENALI_PHY_1282;
+	volatile u32 DENALI_PHY_1283;
+	volatile u32 DENALI_PHY_1284;
+	volatile u32 DENALI_PHY_1285;
+	volatile u32 DENALI_PHY_1286;
+	volatile u32 DENALI_PHY_1287;
+	volatile u32 DENALI_PHY_1288;
+	volatile u32 DENALI_PHY_1289;
+	volatile u32 DENALI_PHY_1290;
+	volatile u32 DENALI_PHY_1291;
+	volatile u32 DENALI_PHY_1292;
+	volatile u32 DENALI_PHY_1293;
+	volatile u32 DENALI_PHY_1294;
+	volatile u32 DENALI_PHY_1295;
+	volatile u32 DENALI_PHY_1296;
+	volatile u32 DENALI_PHY_1297;
+	volatile u32 DENALI_PHY_1298;
+	volatile u32 DENALI_PHY_1299;
+	volatile u32 DENALI_PHY_1300;
+	volatile u32 DENALI_PHY_1301;
+	volatile u32 DENALI_PHY_1302;
+	volatile u32 DENALI_PHY_1303;
+	volatile u32 DENALI_PHY_1304;
+	volatile u32 DENALI_PHY_1305;
+	volatile u32 DENALI_PHY_1306;
+	volatile u32 DENALI_PHY_1307;
+	volatile u32 DENALI_PHY_1308;
+	volatile u32 DENALI_PHY_1309;
+	volatile u32 DENALI_PHY_1310;
+	volatile u32 DENALI_PHY_1311;
+	volatile u32 DENALI_PHY_1312;
+	volatile u32 DENALI_PHY_1313;
+	volatile u32 DENALI_PHY_1314;
+	volatile u32 DENALI_PHY_1315;
+	volatile u32 DENALI_PHY_1316;
+	volatile u32 DENALI_PHY_1317;
+	volatile u32 DENALI_PHY_1318;
+	volatile u32 DENALI_PHY_1319;
+	volatile u32 DENALI_PHY_1320;
+	volatile u32 DENALI_PHY_1321;
+	volatile u32 DENALI_PHY_1322;
+	volatile u32 DENALI_PHY_1323;
+	volatile u32 DENALI_PHY_1324;
+	volatile u32 DENALI_PHY_1325;
+	volatile u32 DENALI_PHY_1326;
+	volatile u32 DENALI_PHY_1327;
+	volatile u32 DENALI_PHY_1328;
+	volatile u32 DENALI_PHY_1329;
+	volatile u32 DENALI_PHY_1330;
+	volatile u32 DENALI_PHY_1331;
+	volatile u32 DENALI_PHY_1332;
+	volatile u32 DENALI_PHY_1333;
+	volatile u32 DENALI_PHY_1334;
+	volatile u32 DENALI_PHY_1335;
+	volatile u32 DENALI_PHY_1336;
+	volatile u32 DENALI_PHY_1337;
+	volatile u32 DENALI_PHY_1338;
+	volatile u32 DENALI_PHY_1339;
+	volatile u32 DENALI_PHY_1340;
+	volatile u32 DENALI_PHY_1341;
+	volatile u32 DENALI_PHY_1342;
+	volatile u32 DENALI_PHY_1343;
+	volatile u32 DENALI_PHY_1344;
+	volatile u32 DENALI_PHY_1345;
+	volatile u32 DENALI_PHY_1346;
+	volatile u32 DENALI_PHY_1347;
+	volatile u32 DENALI_PHY_1348;
+	volatile u32 DENALI_PHY_1349;
+	volatile u32 DENALI_PHY_1350;
+	volatile u32 DENALI_PHY_1351;
+	volatile u32 DENALI_PHY_1352;
+	volatile u32 DENALI_PHY_1353;
+	volatile u32 DENALI_PHY_1354;
+	volatile u32 DENALI_PHY_1355;
+	volatile u32 DENALI_PHY_1356;
+	volatile u32 DENALI_PHY_1357;
+	volatile u32 DENALI_PHY_1358;
+	volatile u32 DENALI_PHY_1359;
+	volatile u32 DENALI_PHY_1360;
+	volatile u32 DENALI_PHY_1361;
+	volatile u32 DENALI_PHY_1362;
+	volatile u32 DENALI_PHY_1363;
+	volatile u32 DENALI_PHY_1364;
+	volatile u32 DENALI_PHY_1365;
+	volatile u32 DENALI_PHY_1366;
+	volatile u32 DENALI_PHY_1367;
+	volatile u32 DENALI_PHY_1368;
+	volatile u32 DENALI_PHY_1369;
+	volatile u32 DENALI_PHY_1370;
+	volatile u32 DENALI_PHY_1371;
+	volatile u32 DENALI_PHY_1372;
+	volatile u32 DENALI_PHY_1373;
+	volatile u32 DENALI_PHY_1374;
+	volatile u32 DENALI_PHY_1375;
+	volatile u32 DENALI_PHY_1376;
+	volatile u32 DENALI_PHY_1377;
+	volatile u32 DENALI_PHY_1378;
+	volatile u32 DENALI_PHY_1379;
+	volatile u32 DENALI_PHY_1380;
+	volatile u32 DENALI_PHY_1381;
+	volatile u32 DENALI_PHY_1382;
+	volatile u32 DENALI_PHY_1383;
+	volatile u32 DENALI_PHY_1384;
+	volatile u32 DENALI_PHY_1385;
+	volatile u32 DENALI_PHY_1386;
+	volatile u32 DENALI_PHY_1387;
+	volatile u32 DENALI_PHY_1388;
+	volatile u32 DENALI_PHY_1389;
+	volatile u32 DENALI_PHY_1390;
+	volatile u32 DENALI_PHY_1391;
+	volatile u32 DENALI_PHY_1392;
+	volatile u32 DENALI_PHY_1393;
+	volatile u32 DENALI_PHY_1394;
+	volatile u32 DENALI_PHY_1395;
+	volatile u32 DENALI_PHY_1396;
+	volatile u32 DENALI_PHY_1397;
+	volatile u32 DENALI_PHY_1398;
+	volatile u32 DENALI_PHY_1399;
+	volatile u32 DENALI_PHY_1400;
+	volatile u32 DENALI_PHY_1401;
+	volatile u32 DENALI_PHY_1402;
+	volatile u32 DENALI_PHY_1403;
+	volatile u32 DENALI_PHY_1404;
+	volatile u32 DENALI_PHY_1405;
+} lpddr4_ctlregs;
+
+#endif /* REG_LPDDR4_CTL_REGS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_data_slice_0_macros.h b/drivers/ddr/k3/am64/lpddr4_data_slice_0_macros.h
new file mode 100644
index 0000000000..c7358586c5
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_data_slice_0_macros.h
@@ -0,0 +1,2036 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_DATA_SLICE_0_MACROS_H_
+#define REG_LPDDR4_DATA_SLICE_0_MACROS_H_
+
+#define LPDDR4__DENALI_PHY_0_READ_MASK                               0x07FF7F07U
+#define LPDDR4__DENALI_PHY_0_WRITE_MASK                              0x07FF7F07U
+#define LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0_MASK    0x00000007U
+#define LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0_WIDTH            3U
+#define LPDDR4__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0__REG DENALI_PHY_0
+#define LPDDR4__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0__FLD LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0
+
+#define LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0_MASK  0x00007F00U
+#define LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0_SHIFT          8U
+#define LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0_WIDTH          7U
+#define LPDDR4__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0__REG DENALI_PHY_0
+#define LPDDR4__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0__FLD LPDDR4__DENALI_PHY_0__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0
+
+#define LPDDR4__DENALI_PHY_0__PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_MASK   0x07FF0000U
+#define LPDDR4__DENALI_PHY_0__PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_SHIFT          16U
+#define LPDDR4__DENALI_PHY_0__PHY_CLK_WR_BYPASS_SLAVE_DELAY_0_WIDTH          11U
+#define LPDDR4__PHY_CLK_WR_BYPASS_SLAVE_DELAY_0__REG DENALI_PHY_0
+#define LPDDR4__PHY_CLK_WR_BYPASS_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_0__PHY_CLK_WR_BYPASS_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_1_READ_MASK                               0x0703FF0FU
+#define LPDDR4__DENALI_PHY_1_WRITE_MASK                              0x0703FF0FU
+#define LPDDR4__DENALI_PHY_1__PHY_IO_PAD_DELAY_TIMING_BYPASS_0_MASK  0x0000000FU
+#define LPDDR4__DENALI_PHY_1__PHY_IO_PAD_DELAY_TIMING_BYPASS_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1__PHY_IO_PAD_DELAY_TIMING_BYPASS_0_WIDTH          4U
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_BYPASS_0__REG DENALI_PHY_1
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_BYPASS_0__FLD LPDDR4__DENALI_PHY_1__PHY_IO_PAD_DELAY_TIMING_BYPASS_0
+
+#define LPDDR4__DENALI_PHY_1__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0_MASK 0x0003FF00U
+#define LPDDR4__DENALI_PHY_1__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0_SHIFT        8U
+#define LPDDR4__DENALI_PHY_1__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0_WIDTH       10U
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0__REG DENALI_PHY_1
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0__FLD LPDDR4__DENALI_PHY_1__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0
+
+#define LPDDR4__DENALI_PHY_1__PHY_WRITE_PATH_LAT_ADD_BYPASS_0_MASK   0x07000000U
+#define LPDDR4__DENALI_PHY_1__PHY_WRITE_PATH_LAT_ADD_BYPASS_0_SHIFT          24U
+#define LPDDR4__DENALI_PHY_1__PHY_WRITE_PATH_LAT_ADD_BYPASS_0_WIDTH           3U
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_BYPASS_0__REG DENALI_PHY_1
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_BYPASS_0__FLD LPDDR4__DENALI_PHY_1__PHY_WRITE_PATH_LAT_ADD_BYPASS_0
+
+#define LPDDR4__DENALI_PHY_2_READ_MASK                               0x010303FFU
+#define LPDDR4__DENALI_PHY_2_WRITE_MASK                              0x010303FFU
+#define LPDDR4__DENALI_PHY_2__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_2__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0_SHIFT       0U
+#define LPDDR4__DENALI_PHY_2__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0_WIDTH      10U
+#define LPDDR4__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0__REG DENALI_PHY_2
+#define LPDDR4__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_2__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_2__PHY_BYPASS_TWO_CYC_PREAMBLE_0_MASK     0x00030000U
+#define LPDDR4__DENALI_PHY_2__PHY_BYPASS_TWO_CYC_PREAMBLE_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_2__PHY_BYPASS_TWO_CYC_PREAMBLE_0_WIDTH             2U
+#define LPDDR4__PHY_BYPASS_TWO_CYC_PREAMBLE_0__REG DENALI_PHY_2
+#define LPDDR4__PHY_BYPASS_TWO_CYC_PREAMBLE_0__FLD LPDDR4__DENALI_PHY_2__PHY_BYPASS_TWO_CYC_PREAMBLE_0
+
+#define LPDDR4__DENALI_PHY_2__PHY_CLK_BYPASS_OVERRIDE_0_MASK         0x01000000U
+#define LPDDR4__DENALI_PHY_2__PHY_CLK_BYPASS_OVERRIDE_0_SHIFT                24U
+#define LPDDR4__DENALI_PHY_2__PHY_CLK_BYPASS_OVERRIDE_0_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_2__PHY_CLK_BYPASS_OVERRIDE_0_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_2__PHY_CLK_BYPASS_OVERRIDE_0_WOSET                 0U
+#define LPDDR4__PHY_CLK_BYPASS_OVERRIDE_0__REG DENALI_PHY_2
+#define LPDDR4__PHY_CLK_BYPASS_OVERRIDE_0__FLD LPDDR4__DENALI_PHY_2__PHY_CLK_BYPASS_OVERRIDE_0
+
+#define LPDDR4__DENALI_PHY_3_READ_MASK                               0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_3_WRITE_MASK                              0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ0_SHIFT_0_MASK              0x0000003FU
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ0_SHIFT_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ0_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ0_SHIFT_0__REG DENALI_PHY_3
+#define LPDDR4__PHY_SW_WRDQ0_SHIFT_0__FLD LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ0_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ1_SHIFT_0_MASK              0x00003F00U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ1_SHIFT_0_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ1_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ1_SHIFT_0__REG DENALI_PHY_3
+#define LPDDR4__PHY_SW_WRDQ1_SHIFT_0__FLD LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ1_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ2_SHIFT_0_MASK              0x003F0000U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ2_SHIFT_0_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ2_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ2_SHIFT_0__REG DENALI_PHY_3
+#define LPDDR4__PHY_SW_WRDQ2_SHIFT_0__FLD LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ2_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ3_SHIFT_0_MASK              0x3F000000U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ3_SHIFT_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ3_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ3_SHIFT_0__REG DENALI_PHY_3
+#define LPDDR4__PHY_SW_WRDQ3_SHIFT_0__FLD LPDDR4__DENALI_PHY_3__PHY_SW_WRDQ3_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_4_READ_MASK                               0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_4_WRITE_MASK                              0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ4_SHIFT_0_MASK              0x0000003FU
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ4_SHIFT_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ4_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ4_SHIFT_0__REG DENALI_PHY_4
+#define LPDDR4__PHY_SW_WRDQ4_SHIFT_0__FLD LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ4_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ5_SHIFT_0_MASK              0x00003F00U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ5_SHIFT_0_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ5_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ5_SHIFT_0__REG DENALI_PHY_4
+#define LPDDR4__PHY_SW_WRDQ5_SHIFT_0__FLD LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ5_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ6_SHIFT_0_MASK              0x003F0000U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ6_SHIFT_0_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ6_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ6_SHIFT_0__REG DENALI_PHY_4
+#define LPDDR4__PHY_SW_WRDQ6_SHIFT_0__FLD LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ6_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ7_SHIFT_0_MASK              0x3F000000U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ7_SHIFT_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ7_SHIFT_0_WIDTH                      6U
+#define LPDDR4__PHY_SW_WRDQ7_SHIFT_0__REG DENALI_PHY_4
+#define LPDDR4__PHY_SW_WRDQ7_SHIFT_0__FLD LPDDR4__DENALI_PHY_4__PHY_SW_WRDQ7_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_5_READ_MASK                               0x1F030F3FU
+#define LPDDR4__DENALI_PHY_5_WRITE_MASK                              0x1F030F3FU
+#define LPDDR4__DENALI_PHY_5__PHY_SW_WRDM_SHIFT_0_MASK               0x0000003FU
+#define LPDDR4__DENALI_PHY_5__PHY_SW_WRDM_SHIFT_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_5__PHY_SW_WRDM_SHIFT_0_WIDTH                       6U
+#define LPDDR4__PHY_SW_WRDM_SHIFT_0__REG DENALI_PHY_5
+#define LPDDR4__PHY_SW_WRDM_SHIFT_0__FLD LPDDR4__DENALI_PHY_5__PHY_SW_WRDM_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_5__PHY_SW_WRDQS_SHIFT_0_MASK              0x00000F00U
+#define LPDDR4__DENALI_PHY_5__PHY_SW_WRDQS_SHIFT_0_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_5__PHY_SW_WRDQS_SHIFT_0_WIDTH                      4U
+#define LPDDR4__PHY_SW_WRDQS_SHIFT_0__REG DENALI_PHY_5
+#define LPDDR4__PHY_SW_WRDQS_SHIFT_0__FLD LPDDR4__DENALI_PHY_5__PHY_SW_WRDQS_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0_MASK   0x00030000U
+#define LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0_SHIFT          16U
+#define LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0_WIDTH           2U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0__REG DENALI_PHY_5
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0__FLD LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0
+
+#define LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_DLY_0_MASK      0x1F000000U
+#define LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_DLY_0_SHIFT             24U
+#define LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_DLY_0_WIDTH              5U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_DLY_0__REG DENALI_PHY_5
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_DLY_0__FLD LPDDR4__DENALI_PHY_5__PHY_LP4_BOOT_RDDATA_EN_DLY_0
+
+#define LPDDR4__DENALI_PHY_6_READ_MASK                               0x030F0F1FU
+#define LPDDR4__DENALI_PHY_6_WRITE_MASK                              0x030F0F1FU
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0_MASK 0x0000001FU
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0_WIDTH         5U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0__REG DENALI_PHY_6
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0__FLD LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0
+
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RPTR_UPDATE_0_MASK        0x00000F00U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RPTR_UPDATE_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RPTR_UPDATE_0_WIDTH                4U
+#define LPDDR4__PHY_LP4_BOOT_RPTR_UPDATE_0__REG DENALI_PHY_6
+#define LPDDR4__PHY_LP4_BOOT_RPTR_UPDATE_0__FLD LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RPTR_UPDATE_0
+
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0_MASK 0x000F0000U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0_SHIFT      16U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0_WIDTH       4U
+#define LPDDR4__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0__REG DENALI_PHY_6
+#define LPDDR4__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0__FLD LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0
+
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0_MASK 0x03000000U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0_SHIFT       24U
+#define LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0_WIDTH        2U
+#define LPDDR4__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0__REG DENALI_PHY_6
+#define LPDDR4__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0__FLD LPDDR4__DENALI_PHY_6__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_7_READ_MASK                               0x01FF031FU
+#define LPDDR4__DENALI_PHY_7_WRITE_MASK                              0x01FF031FU
+#define LPDDR4__DENALI_PHY_7__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0_MASK   0x0000001FU
+#define LPDDR4__DENALI_PHY_7__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_7__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0_WIDTH           5U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0__REG DENALI_PHY_7
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0__FLD LPDDR4__DENALI_PHY_7__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0
+
+#define LPDDR4__DENALI_PHY_7__PHY_CTRL_LPBK_EN_0_MASK                0x00000300U
+#define LPDDR4__DENALI_PHY_7__PHY_CTRL_LPBK_EN_0_SHIFT                        8U
+#define LPDDR4__DENALI_PHY_7__PHY_CTRL_LPBK_EN_0_WIDTH                        2U
+#define LPDDR4__PHY_CTRL_LPBK_EN_0__REG DENALI_PHY_7
+#define LPDDR4__PHY_CTRL_LPBK_EN_0__FLD LPDDR4__DENALI_PHY_7__PHY_CTRL_LPBK_EN_0
+
+#define LPDDR4__DENALI_PHY_7__PHY_LPBK_CONTROL_0_MASK                0x01FF0000U
+#define LPDDR4__DENALI_PHY_7__PHY_LPBK_CONTROL_0_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_7__PHY_LPBK_CONTROL_0_WIDTH                        9U
+#define LPDDR4__PHY_LPBK_CONTROL_0__REG DENALI_PHY_7
+#define LPDDR4__PHY_LPBK_CONTROL_0__FLD LPDDR4__DENALI_PHY_7__PHY_LPBK_CONTROL_0
+
+#define LPDDR4__DENALI_PHY_8_READ_MASK                               0x00000101U
+#define LPDDR4__DENALI_PHY_8_WRITE_MASK                              0x00000101U
+#define LPDDR4__DENALI_PHY_8__PHY_LPBK_DFX_TIMEOUT_EN_0_MASK         0x00000001U
+#define LPDDR4__DENALI_PHY_8__PHY_LPBK_DFX_TIMEOUT_EN_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_8__PHY_LPBK_DFX_TIMEOUT_EN_0_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_8__PHY_LPBK_DFX_TIMEOUT_EN_0_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_8__PHY_LPBK_DFX_TIMEOUT_EN_0_WOSET                 0U
+#define LPDDR4__PHY_LPBK_DFX_TIMEOUT_EN_0__REG DENALI_PHY_8
+#define LPDDR4__PHY_LPBK_DFX_TIMEOUT_EN_0__FLD LPDDR4__DENALI_PHY_8__PHY_LPBK_DFX_TIMEOUT_EN_0
+
+#define LPDDR4__DENALI_PHY_8__PHY_GATE_DELAY_COMP_DISABLE_0_MASK     0x00000100U
+#define LPDDR4__DENALI_PHY_8__PHY_GATE_DELAY_COMP_DISABLE_0_SHIFT             8U
+#define LPDDR4__DENALI_PHY_8__PHY_GATE_DELAY_COMP_DISABLE_0_WIDTH             1U
+#define LPDDR4__DENALI_PHY_8__PHY_GATE_DELAY_COMP_DISABLE_0_WOCLR             0U
+#define LPDDR4__DENALI_PHY_8__PHY_GATE_DELAY_COMP_DISABLE_0_WOSET             0U
+#define LPDDR4__PHY_GATE_DELAY_COMP_DISABLE_0__REG DENALI_PHY_8
+#define LPDDR4__PHY_GATE_DELAY_COMP_DISABLE_0__FLD LPDDR4__DENALI_PHY_8__PHY_GATE_DELAY_COMP_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_9_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_9_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_9__PHY_AUTO_TIMING_MARGIN_CONTROL_0_MASK  0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_9__PHY_AUTO_TIMING_MARGIN_CONTROL_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_9__PHY_AUTO_TIMING_MARGIN_CONTROL_0_WIDTH         32U
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_CONTROL_0__REG DENALI_PHY_9
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_CONTROL_0__FLD LPDDR4__DENALI_PHY_9__PHY_AUTO_TIMING_MARGIN_CONTROL_0
+
+#define LPDDR4__DENALI_PHY_10_READ_MASK                              0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_10_WRITE_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_10__PHY_AUTO_TIMING_MARGIN_OBS_0_MASK     0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_10__PHY_AUTO_TIMING_MARGIN_OBS_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_10__PHY_AUTO_TIMING_MARGIN_OBS_0_WIDTH            28U
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_OBS_0__REG DENALI_PHY_10
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_OBS_0__FLD LPDDR4__DENALI_PHY_10__PHY_AUTO_TIMING_MARGIN_OBS_0
+
+#define LPDDR4__DENALI_PHY_11_READ_MASK                              0x7F0101FFU
+#define LPDDR4__DENALI_PHY_11_WRITE_MASK                             0x7F0101FFU
+#define LPDDR4__DENALI_PHY_11__PHY_DQ_IDLE_0_MASK                    0x000001FFU
+#define LPDDR4__DENALI_PHY_11__PHY_DQ_IDLE_0_SHIFT                            0U
+#define LPDDR4__DENALI_PHY_11__PHY_DQ_IDLE_0_WIDTH                            9U
+#define LPDDR4__PHY_DQ_IDLE_0__REG DENALI_PHY_11
+#define LPDDR4__PHY_DQ_IDLE_0__FLD LPDDR4__DENALI_PHY_11__PHY_DQ_IDLE_0
+
+#define LPDDR4__DENALI_PHY_11__PHY_PDA_MODE_EN_0_MASK                0x00010000U
+#define LPDDR4__DENALI_PHY_11__PHY_PDA_MODE_EN_0_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_11__PHY_PDA_MODE_EN_0_WIDTH                        1U
+#define LPDDR4__DENALI_PHY_11__PHY_PDA_MODE_EN_0_WOCLR                        0U
+#define LPDDR4__DENALI_PHY_11__PHY_PDA_MODE_EN_0_WOSET                        0U
+#define LPDDR4__PHY_PDA_MODE_EN_0__REG DENALI_PHY_11
+#define LPDDR4__PHY_PDA_MODE_EN_0__FLD LPDDR4__DENALI_PHY_11__PHY_PDA_MODE_EN_0
+
+#define LPDDR4__DENALI_PHY_11__PHY_PRBS_PATTERN_START_0_MASK         0x7F000000U
+#define LPDDR4__DENALI_PHY_11__PHY_PRBS_PATTERN_START_0_SHIFT                24U
+#define LPDDR4__DENALI_PHY_11__PHY_PRBS_PATTERN_START_0_WIDTH                 7U
+#define LPDDR4__PHY_PRBS_PATTERN_START_0__REG DENALI_PHY_11
+#define LPDDR4__PHY_PRBS_PATTERN_START_0__FLD LPDDR4__DENALI_PHY_11__PHY_PRBS_PATTERN_START_0
+
+#define LPDDR4__DENALI_PHY_12_READ_MASK                              0x010101FFU
+#define LPDDR4__DENALI_PHY_12_WRITE_MASK                             0x010101FFU
+#define LPDDR4__DENALI_PHY_12__PHY_PRBS_PATTERN_MASK_0_MASK          0x000001FFU
+#define LPDDR4__DENALI_PHY_12__PHY_PRBS_PATTERN_MASK_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_12__PHY_PRBS_PATTERN_MASK_0_WIDTH                  9U
+#define LPDDR4__PHY_PRBS_PATTERN_MASK_0__REG DENALI_PHY_12
+#define LPDDR4__PHY_PRBS_PATTERN_MASK_0__FLD LPDDR4__DENALI_PHY_12__PHY_PRBS_PATTERN_MASK_0
+
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_ENABLE_0_MASK    0x00010000U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_ENABLE_0_SHIFT           16U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_ENABLE_0_WIDTH            1U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_ENABLE_0_WOCLR            0U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_ENABLE_0_WOSET            0U
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_ENABLE_0__REG DENALI_PHY_12
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_ENABLE_0__FLD LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_ENABLE_0
+
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_MASK 0x01000000U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_SHIFT      24U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_WIDTH       1U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_WOCLR       0U
+#define LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0_WOSET       0U
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0__REG DENALI_PHY_12
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0__FLD LPDDR4__DENALI_PHY_12__PHY_RDLVL_MULTI_PATT_RST_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_13_READ_MASK                              0x03FF7F3FU
+#define LPDDR4__DENALI_PHY_13_WRITE_MASK                             0x03FF7F3FU
+#define LPDDR4__DENALI_PHY_13__PHY_VREF_INITIAL_STEPSIZE_0_MASK      0x0000003FU
+#define LPDDR4__DENALI_PHY_13__PHY_VREF_INITIAL_STEPSIZE_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_13__PHY_VREF_INITIAL_STEPSIZE_0_WIDTH              6U
+#define LPDDR4__PHY_VREF_INITIAL_STEPSIZE_0__REG DENALI_PHY_13
+#define LPDDR4__PHY_VREF_INITIAL_STEPSIZE_0__FLD LPDDR4__DENALI_PHY_13__PHY_VREF_INITIAL_STEPSIZE_0
+
+#define LPDDR4__DENALI_PHY_13__PHY_VREF_TRAIN_OBS_0_MASK             0x00007F00U
+#define LPDDR4__DENALI_PHY_13__PHY_VREF_TRAIN_OBS_0_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_13__PHY_VREF_TRAIN_OBS_0_WIDTH                     7U
+#define LPDDR4__PHY_VREF_TRAIN_OBS_0__REG DENALI_PHY_13
+#define LPDDR4__PHY_VREF_TRAIN_OBS_0__FLD LPDDR4__DENALI_PHY_13__PHY_VREF_TRAIN_OBS_0
+
+#define LPDDR4__DENALI_PHY_13__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_13__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_13__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0__REG DENALI_PHY_13
+#define LPDDR4__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_13__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_14_READ_MASK                              0x01FF000FU
+#define LPDDR4__DENALI_PHY_14_WRITE_MASK                             0x01FF000FU
+#define LPDDR4__DENALI_PHY_14__PHY_GATE_ERROR_DELAY_SELECT_0_MASK    0x0000000FU
+#define LPDDR4__DENALI_PHY_14__PHY_GATE_ERROR_DELAY_SELECT_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_14__PHY_GATE_ERROR_DELAY_SELECT_0_WIDTH            4U
+#define LPDDR4__PHY_GATE_ERROR_DELAY_SELECT_0__REG DENALI_PHY_14
+#define LPDDR4__PHY_GATE_ERROR_DELAY_SELECT_0__FLD LPDDR4__DENALI_PHY_14__PHY_GATE_ERROR_DELAY_SELECT_0
+
+#define LPDDR4__DENALI_PHY_14__SC_PHY_SNAP_OBS_REGS_0_MASK           0x00000100U
+#define LPDDR4__DENALI_PHY_14__SC_PHY_SNAP_OBS_REGS_0_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_14__SC_PHY_SNAP_OBS_REGS_0_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_14__SC_PHY_SNAP_OBS_REGS_0_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_14__SC_PHY_SNAP_OBS_REGS_0_WOSET                   0U
+#define LPDDR4__SC_PHY_SNAP_OBS_REGS_0__REG DENALI_PHY_14
+#define LPDDR4__SC_PHY_SNAP_OBS_REGS_0__FLD LPDDR4__DENALI_PHY_14__SC_PHY_SNAP_OBS_REGS_0
+
+#define LPDDR4__DENALI_PHY_14__PHY_GATE_SMPL1_SLAVE_DELAY_0_MASK     0x01FF0000U
+#define LPDDR4__DENALI_PHY_14__PHY_GATE_SMPL1_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_14__PHY_GATE_SMPL1_SLAVE_DELAY_0_WIDTH             9U
+#define LPDDR4__PHY_GATE_SMPL1_SLAVE_DELAY_0__REG DENALI_PHY_14
+#define LPDDR4__PHY_GATE_SMPL1_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_14__PHY_GATE_SMPL1_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_15_READ_MASK                              0x01FF0701U
+#define LPDDR4__DENALI_PHY_15_WRITE_MASK                             0x01FF0701U
+#define LPDDR4__DENALI_PHY_15__PHY_LPDDR_0_MASK                      0x00000001U
+#define LPDDR4__DENALI_PHY_15__PHY_LPDDR_0_SHIFT                              0U
+#define LPDDR4__DENALI_PHY_15__PHY_LPDDR_0_WIDTH                              1U
+#define LPDDR4__DENALI_PHY_15__PHY_LPDDR_0_WOCLR                              0U
+#define LPDDR4__DENALI_PHY_15__PHY_LPDDR_0_WOSET                              0U
+#define LPDDR4__PHY_LPDDR_0__REG DENALI_PHY_15
+#define LPDDR4__PHY_LPDDR_0__FLD LPDDR4__DENALI_PHY_15__PHY_LPDDR_0
+
+#define LPDDR4__DENALI_PHY_15__PHY_MEM_CLASS_0_MASK                  0x00000700U
+#define LPDDR4__DENALI_PHY_15__PHY_MEM_CLASS_0_SHIFT                          8U
+#define LPDDR4__DENALI_PHY_15__PHY_MEM_CLASS_0_WIDTH                          3U
+#define LPDDR4__PHY_MEM_CLASS_0__REG DENALI_PHY_15
+#define LPDDR4__PHY_MEM_CLASS_0__FLD LPDDR4__DENALI_PHY_15__PHY_MEM_CLASS_0
+
+#define LPDDR4__DENALI_PHY_15__PHY_GATE_SMPL2_SLAVE_DELAY_0_MASK     0x01FF0000U
+#define LPDDR4__DENALI_PHY_15__PHY_GATE_SMPL2_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_15__PHY_GATE_SMPL2_SLAVE_DELAY_0_WIDTH             9U
+#define LPDDR4__PHY_GATE_SMPL2_SLAVE_DELAY_0__REG DENALI_PHY_15
+#define LPDDR4__PHY_GATE_SMPL2_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_15__PHY_GATE_SMPL2_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_16_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PHY_16_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PHY_16__ON_FLY_GATE_ADJUST_EN_0_MASK          0x00000003U
+#define LPDDR4__DENALI_PHY_16__ON_FLY_GATE_ADJUST_EN_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_16__ON_FLY_GATE_ADJUST_EN_0_WIDTH                  2U
+#define LPDDR4__ON_FLY_GATE_ADJUST_EN_0__REG DENALI_PHY_16
+#define LPDDR4__ON_FLY_GATE_ADJUST_EN_0__FLD LPDDR4__DENALI_PHY_16__ON_FLY_GATE_ADJUST_EN_0
+
+#define LPDDR4__DENALI_PHY_17_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_17_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_17__PHY_GATE_TRACKING_OBS_0_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_17__PHY_GATE_TRACKING_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_17__PHY_GATE_TRACKING_OBS_0_WIDTH                 32U
+#define LPDDR4__PHY_GATE_TRACKING_OBS_0__REG DENALI_PHY_17
+#define LPDDR4__PHY_GATE_TRACKING_OBS_0__FLD LPDDR4__DENALI_PHY_17__PHY_GATE_TRACKING_OBS_0
+
+#define LPDDR4__DENALI_PHY_18_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PHY_18_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PHY_18__PHY_LP4_PST_AMBLE_0_MASK              0x00000003U
+#define LPDDR4__DENALI_PHY_18__PHY_LP4_PST_AMBLE_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_18__PHY_LP4_PST_AMBLE_0_WIDTH                      2U
+#define LPDDR4__PHY_LP4_PST_AMBLE_0__REG DENALI_PHY_18
+#define LPDDR4__PHY_LP4_PST_AMBLE_0__FLD LPDDR4__DENALI_PHY_18__PHY_LP4_PST_AMBLE_0
+
+#define LPDDR4__DENALI_PHY_19_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_19_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_19__PHY_RDLVL_PATT8_0_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_19__PHY_RDLVL_PATT8_0_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_19__PHY_RDLVL_PATT8_0_WIDTH                       32U
+#define LPDDR4__PHY_RDLVL_PATT8_0__REG DENALI_PHY_19
+#define LPDDR4__PHY_RDLVL_PATT8_0__FLD LPDDR4__DENALI_PHY_19__PHY_RDLVL_PATT8_0
+
+#define LPDDR4__DENALI_PHY_20_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_20_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_20__PHY_RDLVL_PATT9_0_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_20__PHY_RDLVL_PATT9_0_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_20__PHY_RDLVL_PATT9_0_WIDTH                       32U
+#define LPDDR4__PHY_RDLVL_PATT9_0__REG DENALI_PHY_20
+#define LPDDR4__PHY_RDLVL_PATT9_0__FLD LPDDR4__DENALI_PHY_20__PHY_RDLVL_PATT9_0
+
+#define LPDDR4__DENALI_PHY_21_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_21_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_21__PHY_RDLVL_PATT10_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_21__PHY_RDLVL_PATT10_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_21__PHY_RDLVL_PATT10_0_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT10_0__REG DENALI_PHY_21
+#define LPDDR4__PHY_RDLVL_PATT10_0__FLD LPDDR4__DENALI_PHY_21__PHY_RDLVL_PATT10_0
+
+#define LPDDR4__DENALI_PHY_22_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_22_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_22__PHY_RDLVL_PATT11_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_22__PHY_RDLVL_PATT11_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_22__PHY_RDLVL_PATT11_0_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT11_0__REG DENALI_PHY_22
+#define LPDDR4__PHY_RDLVL_PATT11_0__FLD LPDDR4__DENALI_PHY_22__PHY_RDLVL_PATT11_0
+
+#define LPDDR4__DENALI_PHY_23_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_23_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_23__PHY_RDLVL_PATT12_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_23__PHY_RDLVL_PATT12_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_23__PHY_RDLVL_PATT12_0_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT12_0__REG DENALI_PHY_23
+#define LPDDR4__PHY_RDLVL_PATT12_0__FLD LPDDR4__DENALI_PHY_23__PHY_RDLVL_PATT12_0
+
+#define LPDDR4__DENALI_PHY_24_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_24_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_24__PHY_RDLVL_PATT13_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_24__PHY_RDLVL_PATT13_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_24__PHY_RDLVL_PATT13_0_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT13_0__REG DENALI_PHY_24
+#define LPDDR4__PHY_RDLVL_PATT13_0__FLD LPDDR4__DENALI_PHY_24__PHY_RDLVL_PATT13_0
+
+#define LPDDR4__DENALI_PHY_25_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_25_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_25__PHY_RDLVL_PATT14_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_25__PHY_RDLVL_PATT14_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_25__PHY_RDLVL_PATT14_0_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT14_0__REG DENALI_PHY_25
+#define LPDDR4__PHY_RDLVL_PATT14_0__FLD LPDDR4__DENALI_PHY_25__PHY_RDLVL_PATT14_0
+
+#define LPDDR4__DENALI_PHY_26_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_26_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_26__PHY_RDLVL_PATT15_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_26__PHY_RDLVL_PATT15_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_26__PHY_RDLVL_PATT15_0_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT15_0__REG DENALI_PHY_26
+#define LPDDR4__PHY_RDLVL_PATT15_0__FLD LPDDR4__DENALI_PHY_26__PHY_RDLVL_PATT15_0
+
+#define LPDDR4__DENALI_PHY_27_READ_MASK                              0x070F0107U
+#define LPDDR4__DENALI_PHY_27_WRITE_MASK                             0x070F0107U
+#define LPDDR4__DENALI_PHY_27__PHY_SLAVE_LOOP_CNT_UPDATE_0_MASK      0x00000007U
+#define LPDDR4__DENALI_PHY_27__PHY_SLAVE_LOOP_CNT_UPDATE_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_27__PHY_SLAVE_LOOP_CNT_UPDATE_0_WIDTH              3U
+#define LPDDR4__PHY_SLAVE_LOOP_CNT_UPDATE_0__REG DENALI_PHY_27
+#define LPDDR4__PHY_SLAVE_LOOP_CNT_UPDATE_0__FLD LPDDR4__DENALI_PHY_27__PHY_SLAVE_LOOP_CNT_UPDATE_0
+
+#define LPDDR4__DENALI_PHY_27__PHY_SW_FIFO_PTR_RST_DISABLE_0_MASK    0x00000100U
+#define LPDDR4__DENALI_PHY_27__PHY_SW_FIFO_PTR_RST_DISABLE_0_SHIFT            8U
+#define LPDDR4__DENALI_PHY_27__PHY_SW_FIFO_PTR_RST_DISABLE_0_WIDTH            1U
+#define LPDDR4__DENALI_PHY_27__PHY_SW_FIFO_PTR_RST_DISABLE_0_WOCLR            0U
+#define LPDDR4__DENALI_PHY_27__PHY_SW_FIFO_PTR_RST_DISABLE_0_WOSET            0U
+#define LPDDR4__PHY_SW_FIFO_PTR_RST_DISABLE_0__REG DENALI_PHY_27
+#define LPDDR4__PHY_SW_FIFO_PTR_RST_DISABLE_0__FLD LPDDR4__DENALI_PHY_27__PHY_SW_FIFO_PTR_RST_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_27__PHY_MASTER_DLY_LOCK_OBS_SELECT_0_MASK 0x000F0000U
+#define LPDDR4__DENALI_PHY_27__PHY_MASTER_DLY_LOCK_OBS_SELECT_0_SHIFT        16U
+#define LPDDR4__DENALI_PHY_27__PHY_MASTER_DLY_LOCK_OBS_SELECT_0_WIDTH         4U
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_SELECT_0__REG DENALI_PHY_27
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_27__PHY_MASTER_DLY_LOCK_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_27__PHY_RDDQ_ENC_OBS_SELECT_0_MASK        0x07000000U
+#define LPDDR4__DENALI_PHY_27__PHY_RDDQ_ENC_OBS_SELECT_0_SHIFT               24U
+#define LPDDR4__DENALI_PHY_27__PHY_RDDQ_ENC_OBS_SELECT_0_WIDTH                3U
+#define LPDDR4__PHY_RDDQ_ENC_OBS_SELECT_0__REG DENALI_PHY_27
+#define LPDDR4__PHY_RDDQ_ENC_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_27__PHY_RDDQ_ENC_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_28_READ_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_28_WRITE_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_28__PHY_RDDQS_DQ_ENC_OBS_SELECT_0_MASK    0x0000000FU
+#define LPDDR4__DENALI_PHY_28__PHY_RDDQS_DQ_ENC_OBS_SELECT_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_28__PHY_RDDQS_DQ_ENC_OBS_SELECT_0_WIDTH            4U
+#define LPDDR4__PHY_RDDQS_DQ_ENC_OBS_SELECT_0__REG DENALI_PHY_28
+#define LPDDR4__PHY_RDDQS_DQ_ENC_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_28__PHY_RDDQS_DQ_ENC_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_28__PHY_WR_ENC_OBS_SELECT_0_MASK          0x00000F00U
+#define LPDDR4__DENALI_PHY_28__PHY_WR_ENC_OBS_SELECT_0_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_28__PHY_WR_ENC_OBS_SELECT_0_WIDTH                  4U
+#define LPDDR4__PHY_WR_ENC_OBS_SELECT_0__REG DENALI_PHY_28
+#define LPDDR4__PHY_WR_ENC_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_28__PHY_WR_ENC_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_28__PHY_WR_SHIFT_OBS_SELECT_0_MASK        0x000F0000U
+#define LPDDR4__DENALI_PHY_28__PHY_WR_SHIFT_OBS_SELECT_0_SHIFT               16U
+#define LPDDR4__DENALI_PHY_28__PHY_WR_SHIFT_OBS_SELECT_0_WIDTH                4U
+#define LPDDR4__PHY_WR_SHIFT_OBS_SELECT_0__REG DENALI_PHY_28
+#define LPDDR4__PHY_WR_SHIFT_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_28__PHY_WR_SHIFT_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_28__PHY_FIFO_PTR_OBS_SELECT_0_MASK        0x0F000000U
+#define LPDDR4__DENALI_PHY_28__PHY_FIFO_PTR_OBS_SELECT_0_SHIFT               24U
+#define LPDDR4__DENALI_PHY_28__PHY_FIFO_PTR_OBS_SELECT_0_WIDTH                4U
+#define LPDDR4__PHY_FIFO_PTR_OBS_SELECT_0__REG DENALI_PHY_28
+#define LPDDR4__PHY_FIFO_PTR_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_28__PHY_FIFO_PTR_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_29_READ_MASK                              0x3F030001U
+#define LPDDR4__DENALI_PHY_29_WRITE_MASK                             0x3F030001U
+#define LPDDR4__DENALI_PHY_29__PHY_LVL_DEBUG_MODE_0_MASK             0x00000001U
+#define LPDDR4__DENALI_PHY_29__PHY_LVL_DEBUG_MODE_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_29__PHY_LVL_DEBUG_MODE_0_WIDTH                     1U
+#define LPDDR4__DENALI_PHY_29__PHY_LVL_DEBUG_MODE_0_WOCLR                     0U
+#define LPDDR4__DENALI_PHY_29__PHY_LVL_DEBUG_MODE_0_WOSET                     0U
+#define LPDDR4__PHY_LVL_DEBUG_MODE_0__REG DENALI_PHY_29
+#define LPDDR4__PHY_LVL_DEBUG_MODE_0__FLD LPDDR4__DENALI_PHY_29__PHY_LVL_DEBUG_MODE_0
+
+#define LPDDR4__DENALI_PHY_29__SC_PHY_LVL_DEBUG_CONT_0_MASK          0x00000100U
+#define LPDDR4__DENALI_PHY_29__SC_PHY_LVL_DEBUG_CONT_0_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_29__SC_PHY_LVL_DEBUG_CONT_0_WIDTH                  1U
+#define LPDDR4__DENALI_PHY_29__SC_PHY_LVL_DEBUG_CONT_0_WOCLR                  0U
+#define LPDDR4__DENALI_PHY_29__SC_PHY_LVL_DEBUG_CONT_0_WOSET                  0U
+#define LPDDR4__SC_PHY_LVL_DEBUG_CONT_0__REG DENALI_PHY_29
+#define LPDDR4__SC_PHY_LVL_DEBUG_CONT_0__FLD LPDDR4__DENALI_PHY_29__SC_PHY_LVL_DEBUG_CONT_0
+
+#define LPDDR4__DENALI_PHY_29__PHY_WRLVL_ALGO_0_MASK                 0x00030000U
+#define LPDDR4__DENALI_PHY_29__PHY_WRLVL_ALGO_0_SHIFT                        16U
+#define LPDDR4__DENALI_PHY_29__PHY_WRLVL_ALGO_0_WIDTH                         2U
+#define LPDDR4__PHY_WRLVL_ALGO_0__REG DENALI_PHY_29
+#define LPDDR4__PHY_WRLVL_ALGO_0__FLD LPDDR4__DENALI_PHY_29__PHY_WRLVL_ALGO_0
+
+#define LPDDR4__DENALI_PHY_29__PHY_WRLVL_CAPTURE_CNT_0_MASK          0x3F000000U
+#define LPDDR4__DENALI_PHY_29__PHY_WRLVL_CAPTURE_CNT_0_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_29__PHY_WRLVL_CAPTURE_CNT_0_WIDTH                  6U
+#define LPDDR4__PHY_WRLVL_CAPTURE_CNT_0__REG DENALI_PHY_29
+#define LPDDR4__PHY_WRLVL_CAPTURE_CNT_0__FLD LPDDR4__DENALI_PHY_29__PHY_WRLVL_CAPTURE_CNT_0
+
+#define LPDDR4__DENALI_PHY_30_READ_MASK                              0x0F3FFF0FU
+#define LPDDR4__DENALI_PHY_30_WRITE_MASK                             0x0F3FFF0FU
+#define LPDDR4__DENALI_PHY_30__PHY_WRLVL_UPDT_WAIT_CNT_0_MASK        0x0000000FU
+#define LPDDR4__DENALI_PHY_30__PHY_WRLVL_UPDT_WAIT_CNT_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_30__PHY_WRLVL_UPDT_WAIT_CNT_0_WIDTH                4U
+#define LPDDR4__PHY_WRLVL_UPDT_WAIT_CNT_0__REG DENALI_PHY_30
+#define LPDDR4__PHY_WRLVL_UPDT_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_30__PHY_WRLVL_UPDT_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_30__PHY_DQ_MASK_0_MASK                    0x0000FF00U
+#define LPDDR4__DENALI_PHY_30__PHY_DQ_MASK_0_SHIFT                            8U
+#define LPDDR4__DENALI_PHY_30__PHY_DQ_MASK_0_WIDTH                            8U
+#define LPDDR4__PHY_DQ_MASK_0__REG DENALI_PHY_30
+#define LPDDR4__PHY_DQ_MASK_0__FLD LPDDR4__DENALI_PHY_30__PHY_DQ_MASK_0
+
+#define LPDDR4__DENALI_PHY_30__PHY_GTLVL_CAPTURE_CNT_0_MASK          0x003F0000U
+#define LPDDR4__DENALI_PHY_30__PHY_GTLVL_CAPTURE_CNT_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_30__PHY_GTLVL_CAPTURE_CNT_0_WIDTH                  6U
+#define LPDDR4__PHY_GTLVL_CAPTURE_CNT_0__REG DENALI_PHY_30
+#define LPDDR4__PHY_GTLVL_CAPTURE_CNT_0__FLD LPDDR4__DENALI_PHY_30__PHY_GTLVL_CAPTURE_CNT_0
+
+#define LPDDR4__DENALI_PHY_30__PHY_GTLVL_UPDT_WAIT_CNT_0_MASK        0x0F000000U
+#define LPDDR4__DENALI_PHY_30__PHY_GTLVL_UPDT_WAIT_CNT_0_SHIFT               24U
+#define LPDDR4__DENALI_PHY_30__PHY_GTLVL_UPDT_WAIT_CNT_0_WIDTH                4U
+#define LPDDR4__PHY_GTLVL_UPDT_WAIT_CNT_0__REG DENALI_PHY_30
+#define LPDDR4__PHY_GTLVL_UPDT_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_30__PHY_GTLVL_UPDT_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_31_READ_MASK                              0x1F030F3FU
+#define LPDDR4__DENALI_PHY_31_WRITE_MASK                             0x1F030F3FU
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_CAPTURE_CNT_0_MASK          0x0000003FU
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_CAPTURE_CNT_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_CAPTURE_CNT_0_WIDTH                  6U
+#define LPDDR4__PHY_RDLVL_CAPTURE_CNT_0__REG DENALI_PHY_31
+#define LPDDR4__PHY_RDLVL_CAPTURE_CNT_0__FLD LPDDR4__DENALI_PHY_31__PHY_RDLVL_CAPTURE_CNT_0
+
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_UPDT_WAIT_CNT_0_MASK        0x00000F00U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_UPDT_WAIT_CNT_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_UPDT_WAIT_CNT_0_WIDTH                4U
+#define LPDDR4__PHY_RDLVL_UPDT_WAIT_CNT_0__REG DENALI_PHY_31
+#define LPDDR4__PHY_RDLVL_UPDT_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_31__PHY_RDLVL_UPDT_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_OP_MODE_0_MASK              0x00030000U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_OP_MODE_0_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_OP_MODE_0_WIDTH                      2U
+#define LPDDR4__PHY_RDLVL_OP_MODE_0__REG DENALI_PHY_31
+#define LPDDR4__PHY_RDLVL_OP_MODE_0__FLD LPDDR4__DENALI_PHY_31__PHY_RDLVL_OP_MODE_0
+
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_MASK  0x1F000000U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_SHIFT         24U
+#define LPDDR4__DENALI_PHY_31__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0_WIDTH          5U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0__REG DENALI_PHY_31
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_31__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_32_READ_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_32_WRITE_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_MASK_0_MASK            0x000000FFU
+#define LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_MASK_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_MASK_0_WIDTH                    8U
+#define LPDDR4__PHY_RDLVL_DATA_MASK_0__REG DENALI_PHY_32
+#define LPDDR4__PHY_RDLVL_DATA_MASK_0__FLD LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_MASK_0
+
+#define LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_SWIZZLE_0_MASK         0x03FFFF00U
+#define LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_SWIZZLE_0_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_SWIZZLE_0_WIDTH                18U
+#define LPDDR4__PHY_RDLVL_DATA_SWIZZLE_0__REG DENALI_PHY_32
+#define LPDDR4__PHY_RDLVL_DATA_SWIZZLE_0__FLD LPDDR4__DENALI_PHY_32__PHY_RDLVL_DATA_SWIZZLE_0
+
+#define LPDDR4__DENALI_PHY_33_READ_MASK                              0x00073FFFU
+#define LPDDR4__DENALI_PHY_33_WRITE_MASK                             0x00073FFFU
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_CLK_JITTER_TOLERANCE_0_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_CLK_JITTER_TOLERANCE_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_CLK_JITTER_TOLERANCE_0_WIDTH        8U
+#define LPDDR4__PHY_WDQLVL_CLK_JITTER_TOLERANCE_0__REG DENALI_PHY_33
+#define LPDDR4__PHY_WDQLVL_CLK_JITTER_TOLERANCE_0__FLD LPDDR4__DENALI_PHY_33__PHY_WDQLVL_CLK_JITTER_TOLERANCE_0
+
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_BURST_CNT_0_MASK           0x00003F00U
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_BURST_CNT_0_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_BURST_CNT_0_WIDTH                   6U
+#define LPDDR4__PHY_WDQLVL_BURST_CNT_0__REG DENALI_PHY_33
+#define LPDDR4__PHY_WDQLVL_BURST_CNT_0__FLD LPDDR4__DENALI_PHY_33__PHY_WDQLVL_BURST_CNT_0
+
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_PATT_0_MASK                0x00070000U
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_PATT_0_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_33__PHY_WDQLVL_PATT_0_WIDTH                        3U
+#define LPDDR4__PHY_WDQLVL_PATT_0__REG DENALI_PHY_33
+#define LPDDR4__PHY_WDQLVL_PATT_0__FLD LPDDR4__DENALI_PHY_33__PHY_WDQLVL_PATT_0
+
+#define LPDDR4__DENALI_PHY_34_READ_MASK                              0x0F0F07FFU
+#define LPDDR4__DENALI_PHY_34_WRITE_MASK                             0x0F0F07FFU
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0_SHIFT    0U
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0_WIDTH   11U
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0__REG DENALI_PHY_34
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0__FLD LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0
+
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_UPDT_WAIT_CNT_0_MASK       0x000F0000U
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_UPDT_WAIT_CNT_0_SHIFT              16U
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_UPDT_WAIT_CNT_0_WIDTH               4U
+#define LPDDR4__PHY_WDQLVL_UPDT_WAIT_CNT_0__REG DENALI_PHY_34
+#define LPDDR4__PHY_WDQLVL_UPDT_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_34__PHY_WDQLVL_UPDT_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_OBS_SELECT_0_MASK     0x0F000000U
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_OBS_SELECT_0_SHIFT            24U
+#define LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_OBS_SELECT_0_WIDTH             4U
+#define LPDDR4__PHY_WDQLVL_DQDM_OBS_SELECT_0__REG DENALI_PHY_34
+#define LPDDR4__PHY_WDQLVL_DQDM_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_34__PHY_WDQLVL_DQDM_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_35_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PHY_35_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_PERIODIC_OBS_SELECT_0_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_PERIODIC_OBS_SELECT_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_PERIODIC_OBS_SELECT_0_WIDTH         8U
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_SELECT_0__REG DENALI_PHY_35
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_SELECT_0__FLD LPDDR4__DENALI_PHY_35__PHY_WDQLVL_PERIODIC_OBS_SELECT_0
+
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DQ_SLV_DELTA_0_MASK        0x0000FF00U
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DQ_SLV_DELTA_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DQ_SLV_DELTA_0_WIDTH                8U
+#define LPDDR4__PHY_WDQLVL_DQ_SLV_DELTA_0__REG DENALI_PHY_35
+#define LPDDR4__PHY_WDQLVL_DQ_SLV_DELTA_0__FLD LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DQ_SLV_DELTA_0
+
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DM_DLY_STEP_0_MASK         0x000F0000U
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DM_DLY_STEP_0_SHIFT                16U
+#define LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DM_DLY_STEP_0_WIDTH                 4U
+#define LPDDR4__PHY_WDQLVL_DM_DLY_STEP_0__REG DENALI_PHY_35
+#define LPDDR4__PHY_WDQLVL_DM_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_35__PHY_WDQLVL_DM_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_35__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_MASK 0x01000000U
+#define LPDDR4__DENALI_PHY_35__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_SHIFT        24U
+#define LPDDR4__DENALI_PHY_35__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_WIDTH         1U
+#define LPDDR4__DENALI_PHY_35__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_WOCLR         0U
+#define LPDDR4__DENALI_PHY_35__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0_WOSET         0U
+#define LPDDR4__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0__REG DENALI_PHY_35
+#define LPDDR4__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0__FLD LPDDR4__DENALI_PHY_35__SC_PHY_WDQLVL_CLR_PREV_RESULTS_0
+
+#define LPDDR4__DENALI_PHY_36_READ_MASK                              0x000001FFU
+#define LPDDR4__DENALI_PHY_36_WRITE_MASK                             0x000001FFU
+#define LPDDR4__DENALI_PHY_36__PHY_WDQLVL_DATADM_MASK_0_MASK         0x000001FFU
+#define LPDDR4__DENALI_PHY_36__PHY_WDQLVL_DATADM_MASK_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_36__PHY_WDQLVL_DATADM_MASK_0_WIDTH                 9U
+#define LPDDR4__PHY_WDQLVL_DATADM_MASK_0__REG DENALI_PHY_36
+#define LPDDR4__PHY_WDQLVL_DATADM_MASK_0__FLD LPDDR4__DENALI_PHY_36__PHY_WDQLVL_DATADM_MASK_0
+
+#define LPDDR4__DENALI_PHY_37_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_37_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_37__PHY_USER_PATT0_0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_37__PHY_USER_PATT0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_37__PHY_USER_PATT0_0_WIDTH                        32U
+#define LPDDR4__PHY_USER_PATT0_0__REG DENALI_PHY_37
+#define LPDDR4__PHY_USER_PATT0_0__FLD LPDDR4__DENALI_PHY_37__PHY_USER_PATT0_0
+
+#define LPDDR4__DENALI_PHY_38_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_38_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_38__PHY_USER_PATT1_0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_38__PHY_USER_PATT1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_38__PHY_USER_PATT1_0_WIDTH                        32U
+#define LPDDR4__PHY_USER_PATT1_0__REG DENALI_PHY_38
+#define LPDDR4__PHY_USER_PATT1_0__FLD LPDDR4__DENALI_PHY_38__PHY_USER_PATT1_0
+
+#define LPDDR4__DENALI_PHY_39_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_39_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_39__PHY_USER_PATT2_0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_39__PHY_USER_PATT2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_39__PHY_USER_PATT2_0_WIDTH                        32U
+#define LPDDR4__PHY_USER_PATT2_0__REG DENALI_PHY_39
+#define LPDDR4__PHY_USER_PATT2_0__FLD LPDDR4__DENALI_PHY_39__PHY_USER_PATT2_0
+
+#define LPDDR4__DENALI_PHY_40_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_40_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_40__PHY_USER_PATT3_0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_40__PHY_USER_PATT3_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_40__PHY_USER_PATT3_0_WIDTH                        32U
+#define LPDDR4__PHY_USER_PATT3_0__REG DENALI_PHY_40
+#define LPDDR4__PHY_USER_PATT3_0__FLD LPDDR4__DENALI_PHY_40__PHY_USER_PATT3_0
+
+#define LPDDR4__DENALI_PHY_41_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PHY_41_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PHY_41__PHY_USER_PATT4_0_MASK                 0x0000FFFFU
+#define LPDDR4__DENALI_PHY_41__PHY_USER_PATT4_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_41__PHY_USER_PATT4_0_WIDTH                        16U
+#define LPDDR4__PHY_USER_PATT4_0__REG DENALI_PHY_41
+#define LPDDR4__PHY_USER_PATT4_0__FLD LPDDR4__DENALI_PHY_41__PHY_USER_PATT4_0
+
+#define LPDDR4__DENALI_PHY_41__PHY_NTP_MULT_TRAIN_0_MASK             0x00010000U
+#define LPDDR4__DENALI_PHY_41__PHY_NTP_MULT_TRAIN_0_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_41__PHY_NTP_MULT_TRAIN_0_WIDTH                     1U
+#define LPDDR4__DENALI_PHY_41__PHY_NTP_MULT_TRAIN_0_WOCLR                     0U
+#define LPDDR4__DENALI_PHY_41__PHY_NTP_MULT_TRAIN_0_WOSET                     0U
+#define LPDDR4__PHY_NTP_MULT_TRAIN_0__REG DENALI_PHY_41
+#define LPDDR4__PHY_NTP_MULT_TRAIN_0__FLD LPDDR4__DENALI_PHY_41__PHY_NTP_MULT_TRAIN_0
+
+#define LPDDR4__DENALI_PHY_42_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_42_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_42__PHY_NTP_EARLY_THRESHOLD_0_MASK        0x000003FFU
+#define LPDDR4__DENALI_PHY_42__PHY_NTP_EARLY_THRESHOLD_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_42__PHY_NTP_EARLY_THRESHOLD_0_WIDTH               10U
+#define LPDDR4__PHY_NTP_EARLY_THRESHOLD_0__REG DENALI_PHY_42
+#define LPDDR4__PHY_NTP_EARLY_THRESHOLD_0__FLD LPDDR4__DENALI_PHY_42__PHY_NTP_EARLY_THRESHOLD_0
+
+#define LPDDR4__DENALI_PHY_42__PHY_NTP_PERIOD_THRESHOLD_0_MASK       0x03FF0000U
+#define LPDDR4__DENALI_PHY_42__PHY_NTP_PERIOD_THRESHOLD_0_SHIFT              16U
+#define LPDDR4__DENALI_PHY_42__PHY_NTP_PERIOD_THRESHOLD_0_WIDTH              10U
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_0__REG DENALI_PHY_42
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_0__FLD LPDDR4__DENALI_PHY_42__PHY_NTP_PERIOD_THRESHOLD_0
+
+#define LPDDR4__DENALI_PHY_43_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_43_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MIN_0_MASK   0x000003FFU
+#define LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MIN_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MIN_0_WIDTH          10U
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MIN_0__REG DENALI_PHY_43
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MIN_0__FLD LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MIN_0
+
+#define LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MAX_0_MASK   0x03FF0000U
+#define LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MAX_0_SHIFT          16U
+#define LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MAX_0_WIDTH          10U
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MAX_0__REG DENALI_PHY_43
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MAX_0__FLD LPDDR4__DENALI_PHY_43__PHY_NTP_PERIOD_THRESHOLD_MAX_0
+
+#define LPDDR4__DENALI_PHY_44_READ_MASK                              0x00FF0001U
+#define LPDDR4__DENALI_PHY_44_WRITE_MASK                             0x00FF0001U
+#define LPDDR4__DENALI_PHY_44__PHY_CALVL_VREF_DRIVING_SLICE_0_MASK   0x00000001U
+#define LPDDR4__DENALI_PHY_44__PHY_CALVL_VREF_DRIVING_SLICE_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_44__PHY_CALVL_VREF_DRIVING_SLICE_0_WIDTH           1U
+#define LPDDR4__DENALI_PHY_44__PHY_CALVL_VREF_DRIVING_SLICE_0_WOCLR           0U
+#define LPDDR4__DENALI_PHY_44__PHY_CALVL_VREF_DRIVING_SLICE_0_WOSET           0U
+#define LPDDR4__PHY_CALVL_VREF_DRIVING_SLICE_0__REG DENALI_PHY_44
+#define LPDDR4__PHY_CALVL_VREF_DRIVING_SLICE_0__FLD LPDDR4__DENALI_PHY_44__PHY_CALVL_VREF_DRIVING_SLICE_0
+
+#define LPDDR4__DENALI_PHY_44__SC_PHY_MANUAL_CLEAR_0_MASK            0x00003F00U
+#define LPDDR4__DENALI_PHY_44__SC_PHY_MANUAL_CLEAR_0_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_44__SC_PHY_MANUAL_CLEAR_0_WIDTH                    6U
+#define LPDDR4__SC_PHY_MANUAL_CLEAR_0__REG DENALI_PHY_44
+#define LPDDR4__SC_PHY_MANUAL_CLEAR_0__FLD LPDDR4__DENALI_PHY_44__SC_PHY_MANUAL_CLEAR_0
+
+#define LPDDR4__DENALI_PHY_44__PHY_FIFO_PTR_OBS_0_MASK               0x00FF0000U
+#define LPDDR4__DENALI_PHY_44__PHY_FIFO_PTR_OBS_0_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_44__PHY_FIFO_PTR_OBS_0_WIDTH                       8U
+#define LPDDR4__PHY_FIFO_PTR_OBS_0__REG DENALI_PHY_44
+#define LPDDR4__PHY_FIFO_PTR_OBS_0__FLD LPDDR4__DENALI_PHY_44__PHY_FIFO_PTR_OBS_0
+
+#define LPDDR4__DENALI_PHY_45_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_45_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_45__PHY_LPBK_RESULT_OBS_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_45__PHY_LPBK_RESULT_OBS_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_45__PHY_LPBK_RESULT_OBS_0_WIDTH                   32U
+#define LPDDR4__PHY_LPBK_RESULT_OBS_0__REG DENALI_PHY_45
+#define LPDDR4__PHY_LPBK_RESULT_OBS_0__FLD LPDDR4__DENALI_PHY_45__PHY_LPBK_RESULT_OBS_0
+
+#define LPDDR4__DENALI_PHY_46_READ_MASK                              0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_46_WRITE_MASK                             0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_46__PHY_LPBK_ERROR_COUNT_OBS_0_MASK       0x0000FFFFU
+#define LPDDR4__DENALI_PHY_46__PHY_LPBK_ERROR_COUNT_OBS_0_SHIFT               0U
+#define LPDDR4__DENALI_PHY_46__PHY_LPBK_ERROR_COUNT_OBS_0_WIDTH              16U
+#define LPDDR4__PHY_LPBK_ERROR_COUNT_OBS_0__REG DENALI_PHY_46
+#define LPDDR4__PHY_LPBK_ERROR_COUNT_OBS_0__FLD LPDDR4__DENALI_PHY_46__PHY_LPBK_ERROR_COUNT_OBS_0
+
+#define LPDDR4__DENALI_PHY_46__PHY_MASTER_DLY_LOCK_OBS_0_MASK        0x07FF0000U
+#define LPDDR4__DENALI_PHY_46__PHY_MASTER_DLY_LOCK_OBS_0_SHIFT               16U
+#define LPDDR4__DENALI_PHY_46__PHY_MASTER_DLY_LOCK_OBS_0_WIDTH               11U
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_0__REG DENALI_PHY_46
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_0__FLD LPDDR4__DENALI_PHY_46__PHY_MASTER_DLY_LOCK_OBS_0
+
+#define LPDDR4__DENALI_PHY_47_READ_MASK                              0xFFFF7F7FU
+#define LPDDR4__DENALI_PHY_47_WRITE_MASK                             0xFFFF7F7FU
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQ_SLV_DLY_ENC_OBS_0_MASK       0x0000007FU
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQ_SLV_DLY_ENC_OBS_0_SHIFT               0U
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQ_SLV_DLY_ENC_OBS_0_WIDTH               7U
+#define LPDDR4__PHY_RDDQ_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_47
+#define LPDDR4__PHY_RDDQ_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_47__PHY_RDDQ_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_MASK 0x00007F00U
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_SHIFT         8U
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0_WIDTH         7U
+#define LPDDR4__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_47
+#define LPDDR4__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_47__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_47__PHY_MEAS_DLY_STEP_VALUE_0_MASK        0x00FF0000U
+#define LPDDR4__DENALI_PHY_47__PHY_MEAS_DLY_STEP_VALUE_0_SHIFT               16U
+#define LPDDR4__DENALI_PHY_47__PHY_MEAS_DLY_STEP_VALUE_0_WIDTH                8U
+#define LPDDR4__PHY_MEAS_DLY_STEP_VALUE_0__REG DENALI_PHY_47
+#define LPDDR4__PHY_MEAS_DLY_STEP_VALUE_0__FLD LPDDR4__DENALI_PHY_47__PHY_MEAS_DLY_STEP_VALUE_0
+
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_MASK 0xFF000000U
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_SHIFT 24U
+#define LPDDR4__DENALI_PHY_47__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0_WIDTH 8U
+#define LPDDR4__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_47
+#define LPDDR4__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_47__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_48_READ_MASK                              0x7F07FFFFU
+#define LPDDR4__DENALI_PHY_48_WRITE_MASK                             0x7F07FFFFU
+#define LPDDR4__DENALI_PHY_48__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_48__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_SHIFT 0U
+#define LPDDR4__DENALI_PHY_48__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0_WIDTH 8U
+#define LPDDR4__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_48
+#define LPDDR4__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_48__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_48__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_MASK 0x0007FF00U
+#define LPDDR4__DENALI_PHY_48__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_SHIFT         8U
+#define LPDDR4__DENALI_PHY_48__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0_WIDTH        11U
+#define LPDDR4__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_48
+#define LPDDR4__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_48__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_48__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_MASK 0x7F000000U
+#define LPDDR4__DENALI_PHY_48__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_SHIFT        24U
+#define LPDDR4__DENALI_PHY_48__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0_WIDTH         7U
+#define LPDDR4__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_48
+#define LPDDR4__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_48__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_49_READ_MASK                              0x0007FFFFU
+#define LPDDR4__DENALI_PHY_49_WRITE_MASK                             0x0007FFFFU
+#define LPDDR4__DENALI_PHY_49__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_MASK  0x000000FFU
+#define LPDDR4__DENALI_PHY_49__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_49__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0_WIDTH          8U
+#define LPDDR4__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_49
+#define LPDDR4__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_49__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_49__PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_MASK   0x0000FF00U
+#define LPDDR4__DENALI_PHY_49__PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_SHIFT           8U
+#define LPDDR4__DENALI_PHY_49__PHY_WR_ADDER_SLV_DLY_ENC_OBS_0_WIDTH           8U
+#define LPDDR4__PHY_WR_ADDER_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_49
+#define LPDDR4__PHY_WR_ADDER_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_49__PHY_WR_ADDER_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_49__PHY_WR_SHIFT_OBS_0_MASK               0x00070000U
+#define LPDDR4__DENALI_PHY_49__PHY_WR_SHIFT_OBS_0_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_49__PHY_WR_SHIFT_OBS_0_WIDTH                       3U
+#define LPDDR4__PHY_WR_SHIFT_OBS_0__REG DENALI_PHY_49
+#define LPDDR4__PHY_WR_SHIFT_OBS_0__FLD LPDDR4__DENALI_PHY_49__PHY_WR_SHIFT_OBS_0
+
+#define LPDDR4__DENALI_PHY_50_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_50_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD0_DELAY_OBS_0_MASK      0x000003FFU
+#define LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD0_DELAY_OBS_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD0_DELAY_OBS_0_WIDTH             10U
+#define LPDDR4__PHY_WRLVL_HARD0_DELAY_OBS_0__REG DENALI_PHY_50
+#define LPDDR4__PHY_WRLVL_HARD0_DELAY_OBS_0__FLD LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD0_DELAY_OBS_0
+
+#define LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD1_DELAY_OBS_0_MASK      0x03FF0000U
+#define LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD1_DELAY_OBS_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD1_DELAY_OBS_0_WIDTH             10U
+#define LPDDR4__PHY_WRLVL_HARD1_DELAY_OBS_0__REG DENALI_PHY_50
+#define LPDDR4__PHY_WRLVL_HARD1_DELAY_OBS_0__FLD LPDDR4__DENALI_PHY_50__PHY_WRLVL_HARD1_DELAY_OBS_0
+
+#define LPDDR4__DENALI_PHY_51_READ_MASK                              0x001FFFFFU
+#define LPDDR4__DENALI_PHY_51_WRITE_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_PHY_51__PHY_WRLVL_STATUS_OBS_0_MASK           0x001FFFFFU
+#define LPDDR4__DENALI_PHY_51__PHY_WRLVL_STATUS_OBS_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_51__PHY_WRLVL_STATUS_OBS_0_WIDTH                  21U
+#define LPDDR4__PHY_WRLVL_STATUS_OBS_0__REG DENALI_PHY_51
+#define LPDDR4__PHY_WRLVL_STATUS_OBS_0__FLD LPDDR4__DENALI_PHY_51__PHY_WRLVL_STATUS_OBS_0
+
+#define LPDDR4__DENALI_PHY_52_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_52_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0_WIDTH        10U
+#define LPDDR4__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_52
+#define LPDDR4__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0_SHIFT        16U
+#define LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0_WIDTH        10U
+#define LPDDR4__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0__REG DENALI_PHY_52
+#define LPDDR4__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0__FLD LPDDR4__DENALI_PHY_52__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0
+
+#define LPDDR4__DENALI_PHY_53_READ_MASK                              0x3FFF3FFFU
+#define LPDDR4__DENALI_PHY_53_WRITE_MASK                             0x3FFF3FFFU
+#define LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD0_DELAY_OBS_0_MASK      0x00003FFFU
+#define LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD0_DELAY_OBS_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD0_DELAY_OBS_0_WIDTH             14U
+#define LPDDR4__PHY_GTLVL_HARD0_DELAY_OBS_0__REG DENALI_PHY_53
+#define LPDDR4__PHY_GTLVL_HARD0_DELAY_OBS_0__FLD LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD0_DELAY_OBS_0
+
+#define LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD1_DELAY_OBS_0_MASK      0x3FFF0000U
+#define LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD1_DELAY_OBS_0_SHIFT             16U
+#define LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD1_DELAY_OBS_0_WIDTH             14U
+#define LPDDR4__PHY_GTLVL_HARD1_DELAY_OBS_0__REG DENALI_PHY_53
+#define LPDDR4__PHY_GTLVL_HARD1_DELAY_OBS_0__FLD LPDDR4__DENALI_PHY_53__PHY_GTLVL_HARD1_DELAY_OBS_0
+
+#define LPDDR4__DENALI_PHY_54_READ_MASK                              0x0003FFFFU
+#define LPDDR4__DENALI_PHY_54_WRITE_MASK                             0x0003FFFFU
+#define LPDDR4__DENALI_PHY_54__PHY_GTLVL_STATUS_OBS_0_MASK           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_54__PHY_GTLVL_STATUS_OBS_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_54__PHY_GTLVL_STATUS_OBS_0_WIDTH                  18U
+#define LPDDR4__PHY_GTLVL_STATUS_OBS_0__REG DENALI_PHY_54
+#define LPDDR4__PHY_GTLVL_STATUS_OBS_0__FLD LPDDR4__DENALI_PHY_54__PHY_GTLVL_STATUS_OBS_0
+
+#define LPDDR4__DENALI_PHY_55_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_55_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_MASK  0x000003FFU
+#define LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0_WIDTH         10U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0__REG DENALI_PHY_55
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0__FLD LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0
+
+#define LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_MASK  0x03FF0000U
+#define LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_SHIFT         16U
+#define LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0_WIDTH         10U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0__REG DENALI_PHY_55
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0__FLD LPDDR4__DENALI_PHY_55__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0
+
+#define LPDDR4__DENALI_PHY_56_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PHY_56_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PHY_56__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_MASK 0x00000003U
+#define LPDDR4__DENALI_PHY_56__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_56__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0_WIDTH     2U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0__REG DENALI_PHY_56
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0__FLD LPDDR4__DENALI_PHY_56__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0
+
+#define LPDDR4__DENALI_PHY_57_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_57_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_57__PHY_RDLVL_STATUS_OBS_0_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_57__PHY_RDLVL_STATUS_OBS_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_57__PHY_RDLVL_STATUS_OBS_0_WIDTH                  32U
+#define LPDDR4__PHY_RDLVL_STATUS_OBS_0__REG DENALI_PHY_57
+#define LPDDR4__PHY_RDLVL_STATUS_OBS_0__FLD LPDDR4__DENALI_PHY_57__PHY_RDLVL_STATUS_OBS_0
+
+#define LPDDR4__DENALI_PHY_58_READ_MASK                              0x07FF07FFU
+#define LPDDR4__DENALI_PHY_58_WRITE_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_LE_DLY_OBS_0_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_LE_DLY_OBS_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_LE_DLY_OBS_0_WIDTH            11U
+#define LPDDR4__PHY_WDQLVL_DQDM_LE_DLY_OBS_0__REG DENALI_PHY_58
+#define LPDDR4__PHY_WDQLVL_DQDM_LE_DLY_OBS_0__FLD LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_LE_DLY_OBS_0
+
+#define LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_TE_DLY_OBS_0_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_TE_DLY_OBS_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_TE_DLY_OBS_0_WIDTH            11U
+#define LPDDR4__PHY_WDQLVL_DQDM_TE_DLY_OBS_0__REG DENALI_PHY_58
+#define LPDDR4__PHY_WDQLVL_DQDM_TE_DLY_OBS_0__FLD LPDDR4__DENALI_PHY_58__PHY_WDQLVL_DQDM_TE_DLY_OBS_0
+
+#define LPDDR4__DENALI_PHY_59_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_59_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_59__PHY_WDQLVL_STATUS_OBS_0_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_59__PHY_WDQLVL_STATUS_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_59__PHY_WDQLVL_STATUS_OBS_0_WIDTH                 32U
+#define LPDDR4__PHY_WDQLVL_STATUS_OBS_0__REG DENALI_PHY_59
+#define LPDDR4__PHY_WDQLVL_STATUS_OBS_0__FLD LPDDR4__DENALI_PHY_59__PHY_WDQLVL_STATUS_OBS_0
+
+#define LPDDR4__DENALI_PHY_60_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_60_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_60__PHY_WDQLVL_PERIODIC_OBS_0_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_60__PHY_WDQLVL_PERIODIC_OBS_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_60__PHY_WDQLVL_PERIODIC_OBS_0_WIDTH               32U
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_0__REG DENALI_PHY_60
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_0__FLD LPDDR4__DENALI_PHY_60__PHY_WDQLVL_PERIODIC_OBS_0
+
+#define LPDDR4__DENALI_PHY_61_READ_MASK                              0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_61_WRITE_MASK                             0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_61__PHY_DDL_MODE_0_MASK                   0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_61__PHY_DDL_MODE_0_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_61__PHY_DDL_MODE_0_WIDTH                          31U
+#define LPDDR4__PHY_DDL_MODE_0__REG DENALI_PHY_61
+#define LPDDR4__PHY_DDL_MODE_0__FLD LPDDR4__DENALI_PHY_61__PHY_DDL_MODE_0
+
+#define LPDDR4__DENALI_PHY_62_READ_MASK                              0x0000003FU
+#define LPDDR4__DENALI_PHY_62_WRITE_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PHY_62__PHY_DDL_MASK_0_MASK                   0x0000003FU
+#define LPDDR4__DENALI_PHY_62__PHY_DDL_MASK_0_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_62__PHY_DDL_MASK_0_WIDTH                           6U
+#define LPDDR4__PHY_DDL_MASK_0__REG DENALI_PHY_62
+#define LPDDR4__PHY_DDL_MASK_0__FLD LPDDR4__DENALI_PHY_62__PHY_DDL_MASK_0
+
+#define LPDDR4__DENALI_PHY_63_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_63_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_63__PHY_DDL_TEST_OBS_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_63__PHY_DDL_TEST_OBS_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_63__PHY_DDL_TEST_OBS_0_WIDTH                      32U
+#define LPDDR4__PHY_DDL_TEST_OBS_0__REG DENALI_PHY_63
+#define LPDDR4__PHY_DDL_TEST_OBS_0__FLD LPDDR4__DENALI_PHY_63__PHY_DDL_TEST_OBS_0
+
+#define LPDDR4__DENALI_PHY_64_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_64_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_64__PHY_DDL_TEST_MSTR_DLY_OBS_0_MASK      0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_64__PHY_DDL_TEST_MSTR_DLY_OBS_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_64__PHY_DDL_TEST_MSTR_DLY_OBS_0_WIDTH             32U
+#define LPDDR4__PHY_DDL_TEST_MSTR_DLY_OBS_0__REG DENALI_PHY_64
+#define LPDDR4__PHY_DDL_TEST_MSTR_DLY_OBS_0__FLD LPDDR4__DENALI_PHY_64__PHY_DDL_TEST_MSTR_DLY_OBS_0
+
+#define LPDDR4__DENALI_PHY_65_READ_MASK                              0x01FF01FFU
+#define LPDDR4__DENALI_PHY_65_WRITE_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_65__PHY_DDL_TRACK_UPD_THRESHOLD_0_MASK    0x000000FFU
+#define LPDDR4__DENALI_PHY_65__PHY_DDL_TRACK_UPD_THRESHOLD_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_65__PHY_DDL_TRACK_UPD_THRESHOLD_0_WIDTH            8U
+#define LPDDR4__PHY_DDL_TRACK_UPD_THRESHOLD_0__REG DENALI_PHY_65
+#define LPDDR4__PHY_DDL_TRACK_UPD_THRESHOLD_0__FLD LPDDR4__DENALI_PHY_65__PHY_DDL_TRACK_UPD_THRESHOLD_0
+
+#define LPDDR4__DENALI_PHY_65__PHY_LP4_WDQS_OE_EXTEND_0_MASK         0x00000100U
+#define LPDDR4__DENALI_PHY_65__PHY_LP4_WDQS_OE_EXTEND_0_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_65__PHY_LP4_WDQS_OE_EXTEND_0_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_65__PHY_LP4_WDQS_OE_EXTEND_0_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_65__PHY_LP4_WDQS_OE_EXTEND_0_WOSET                 0U
+#define LPDDR4__PHY_LP4_WDQS_OE_EXTEND_0__REG DENALI_PHY_65
+#define LPDDR4__PHY_LP4_WDQS_OE_EXTEND_0__FLD LPDDR4__DENALI_PHY_65__PHY_LP4_WDQS_OE_EXTEND_0
+
+#define LPDDR4__DENALI_PHY_65__PHY_RX_CAL_DQ0_0_MASK                 0x01FF0000U
+#define LPDDR4__DENALI_PHY_65__PHY_RX_CAL_DQ0_0_SHIFT                        16U
+#define LPDDR4__DENALI_PHY_65__PHY_RX_CAL_DQ0_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ0_0__REG DENALI_PHY_65
+#define LPDDR4__PHY_RX_CAL_DQ0_0__FLD LPDDR4__DENALI_PHY_65__PHY_RX_CAL_DQ0_0
+
+#define LPDDR4__DENALI_PHY_66_READ_MASK                              0x01FF01FFU
+#define LPDDR4__DENALI_PHY_66_WRITE_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ1_0_MASK                 0x000001FFU
+#define LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ1_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ1_0__REG DENALI_PHY_66
+#define LPDDR4__PHY_RX_CAL_DQ1_0__FLD LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ1_0
+
+#define LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ2_0_MASK                 0x01FF0000U
+#define LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ2_0_SHIFT                        16U
+#define LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ2_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ2_0__REG DENALI_PHY_66
+#define LPDDR4__PHY_RX_CAL_DQ2_0__FLD LPDDR4__DENALI_PHY_66__PHY_RX_CAL_DQ2_0
+
+#define LPDDR4__DENALI_PHY_67_READ_MASK                              0x01FF01FFU
+#define LPDDR4__DENALI_PHY_67_WRITE_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ3_0_MASK                 0x000001FFU
+#define LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ3_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ3_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ3_0__REG DENALI_PHY_67
+#define LPDDR4__PHY_RX_CAL_DQ3_0__FLD LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ3_0
+
+#define LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ4_0_MASK                 0x01FF0000U
+#define LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ4_0_SHIFT                        16U
+#define LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ4_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ4_0__REG DENALI_PHY_67
+#define LPDDR4__PHY_RX_CAL_DQ4_0__FLD LPDDR4__DENALI_PHY_67__PHY_RX_CAL_DQ4_0
+
+#define LPDDR4__DENALI_PHY_68_READ_MASK                              0x01FF01FFU
+#define LPDDR4__DENALI_PHY_68_WRITE_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ5_0_MASK                 0x000001FFU
+#define LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ5_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ5_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ5_0__REG DENALI_PHY_68
+#define LPDDR4__PHY_RX_CAL_DQ5_0__FLD LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ5_0
+
+#define LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ6_0_MASK                 0x01FF0000U
+#define LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ6_0_SHIFT                        16U
+#define LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ6_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ6_0__REG DENALI_PHY_68
+#define LPDDR4__PHY_RX_CAL_DQ6_0__FLD LPDDR4__DENALI_PHY_68__PHY_RX_CAL_DQ6_0
+
+#define LPDDR4__DENALI_PHY_69_READ_MASK                              0x000001FFU
+#define LPDDR4__DENALI_PHY_69_WRITE_MASK                             0x000001FFU
+#define LPDDR4__DENALI_PHY_69__PHY_RX_CAL_DQ7_0_MASK                 0x000001FFU
+#define LPDDR4__DENALI_PHY_69__PHY_RX_CAL_DQ7_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_69__PHY_RX_CAL_DQ7_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQ7_0__REG DENALI_PHY_69
+#define LPDDR4__PHY_RX_CAL_DQ7_0__FLD LPDDR4__DENALI_PHY_69__PHY_RX_CAL_DQ7_0
+
+#define LPDDR4__DENALI_PHY_70_READ_MASK                              0x0003FFFFU
+#define LPDDR4__DENALI_PHY_70_WRITE_MASK                             0x0003FFFFU
+#define LPDDR4__DENALI_PHY_70__PHY_RX_CAL_DM_0_MASK                  0x0003FFFFU
+#define LPDDR4__DENALI_PHY_70__PHY_RX_CAL_DM_0_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_70__PHY_RX_CAL_DM_0_WIDTH                         18U
+#define LPDDR4__PHY_RX_CAL_DM_0__REG DENALI_PHY_70
+#define LPDDR4__PHY_RX_CAL_DM_0__FLD LPDDR4__DENALI_PHY_70__PHY_RX_CAL_DM_0
+
+#define LPDDR4__DENALI_PHY_71_READ_MASK                              0x01FF01FFU
+#define LPDDR4__DENALI_PHY_71_WRITE_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_71__PHY_RX_CAL_DQS_0_MASK                 0x000001FFU
+#define LPDDR4__DENALI_PHY_71__PHY_RX_CAL_DQS_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_71__PHY_RX_CAL_DQS_0_WIDTH                         9U
+#define LPDDR4__PHY_RX_CAL_DQS_0__REG DENALI_PHY_71
+#define LPDDR4__PHY_RX_CAL_DQS_0__FLD LPDDR4__DENALI_PHY_71__PHY_RX_CAL_DQS_0
+
+#define LPDDR4__DENALI_PHY_71__PHY_RX_CAL_FDBK_0_MASK                0x01FF0000U
+#define LPDDR4__DENALI_PHY_71__PHY_RX_CAL_FDBK_0_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_71__PHY_RX_CAL_FDBK_0_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_FDBK_0__REG DENALI_PHY_71
+#define LPDDR4__PHY_RX_CAL_FDBK_0__FLD LPDDR4__DENALI_PHY_71__PHY_RX_CAL_FDBK_0
+
+#define LPDDR4__DENALI_PHY_72_READ_MASK                              0x071F07FFU
+#define LPDDR4__DENALI_PHY_72_WRITE_MASK                             0x071F07FFU
+#define LPDDR4__DENALI_PHY_72__PHY_PAD_RX_BIAS_EN_0_MASK             0x000007FFU
+#define LPDDR4__DENALI_PHY_72__PHY_PAD_RX_BIAS_EN_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_72__PHY_PAD_RX_BIAS_EN_0_WIDTH                    11U
+#define LPDDR4__PHY_PAD_RX_BIAS_EN_0__REG DENALI_PHY_72
+#define LPDDR4__PHY_PAD_RX_BIAS_EN_0__FLD LPDDR4__DENALI_PHY_72__PHY_PAD_RX_BIAS_EN_0
+
+#define LPDDR4__DENALI_PHY_72__PHY_STATIC_TOG_DISABLE_0_MASK         0x001F0000U
+#define LPDDR4__DENALI_PHY_72__PHY_STATIC_TOG_DISABLE_0_SHIFT                16U
+#define LPDDR4__DENALI_PHY_72__PHY_STATIC_TOG_DISABLE_0_WIDTH                 5U
+#define LPDDR4__PHY_STATIC_TOG_DISABLE_0__REG DENALI_PHY_72
+#define LPDDR4__PHY_STATIC_TOG_DISABLE_0__FLD LPDDR4__DENALI_PHY_72__PHY_STATIC_TOG_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_72__PHY_FDBK_PWR_CTRL_0_MASK              0x07000000U
+#define LPDDR4__DENALI_PHY_72__PHY_FDBK_PWR_CTRL_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_72__PHY_FDBK_PWR_CTRL_0_WIDTH                      3U
+#define LPDDR4__PHY_FDBK_PWR_CTRL_0__REG DENALI_PHY_72
+#define LPDDR4__PHY_FDBK_PWR_CTRL_0__FLD LPDDR4__DENALI_PHY_72__PHY_FDBK_PWR_CTRL_0
+
+#define LPDDR4__DENALI_PHY_73_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PHY_73_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PHY_73__PHY_SLV_DLY_CTRL_GATE_DISABLE_0_MASK  0x00000001U
+#define LPDDR4__DENALI_PHY_73__PHY_SLV_DLY_CTRL_GATE_DISABLE_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_73__PHY_SLV_DLY_CTRL_GATE_DISABLE_0_WIDTH          1U
+#define LPDDR4__DENALI_PHY_73__PHY_SLV_DLY_CTRL_GATE_DISABLE_0_WOCLR          0U
+#define LPDDR4__DENALI_PHY_73__PHY_SLV_DLY_CTRL_GATE_DISABLE_0_WOSET          0U
+#define LPDDR4__PHY_SLV_DLY_CTRL_GATE_DISABLE_0__REG DENALI_PHY_73
+#define LPDDR4__PHY_SLV_DLY_CTRL_GATE_DISABLE_0__FLD LPDDR4__DENALI_PHY_73__PHY_SLV_DLY_CTRL_GATE_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_73__PHY_RDPATH_GATE_DISABLE_0_MASK        0x00000100U
+#define LPDDR4__DENALI_PHY_73__PHY_RDPATH_GATE_DISABLE_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_73__PHY_RDPATH_GATE_DISABLE_0_WIDTH                1U
+#define LPDDR4__DENALI_PHY_73__PHY_RDPATH_GATE_DISABLE_0_WOCLR                0U
+#define LPDDR4__DENALI_PHY_73__PHY_RDPATH_GATE_DISABLE_0_WOSET                0U
+#define LPDDR4__PHY_RDPATH_GATE_DISABLE_0__REG DENALI_PHY_73
+#define LPDDR4__PHY_RDPATH_GATE_DISABLE_0__FLD LPDDR4__DENALI_PHY_73__PHY_RDPATH_GATE_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_73__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_MASK 0x00010000U
+#define LPDDR4__DENALI_PHY_73__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_73__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_WIDTH        1U
+#define LPDDR4__DENALI_PHY_73__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_WOCLR        0U
+#define LPDDR4__DENALI_PHY_73__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0_WOSET        0U
+#define LPDDR4__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0__REG DENALI_PHY_73
+#define LPDDR4__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0__FLD LPDDR4__DENALI_PHY_73__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_73__PHY_SLICE_PWR_RDC_DISABLE_0_MASK      0x01000000U
+#define LPDDR4__DENALI_PHY_73__PHY_SLICE_PWR_RDC_DISABLE_0_SHIFT             24U
+#define LPDDR4__DENALI_PHY_73__PHY_SLICE_PWR_RDC_DISABLE_0_WIDTH              1U
+#define LPDDR4__DENALI_PHY_73__PHY_SLICE_PWR_RDC_DISABLE_0_WOCLR              0U
+#define LPDDR4__DENALI_PHY_73__PHY_SLICE_PWR_RDC_DISABLE_0_WOSET              0U
+#define LPDDR4__PHY_SLICE_PWR_RDC_DISABLE_0__REG DENALI_PHY_73
+#define LPDDR4__PHY_SLICE_PWR_RDC_DISABLE_0__FLD LPDDR4__DENALI_PHY_73__PHY_SLICE_PWR_RDC_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_74_READ_MASK                              0x07FFFF07U
+#define LPDDR4__DENALI_PHY_74_WRITE_MASK                             0x07FFFF07U
+#define LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_ENABLE_0_MASK             0x00000007U
+#define LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_ENABLE_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_ENABLE_0_WIDTH                     3U
+#define LPDDR4__PHY_DQ_TSEL_ENABLE_0__REG DENALI_PHY_74
+#define LPDDR4__PHY_DQ_TSEL_ENABLE_0__FLD LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_ENABLE_0
+
+#define LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_SELECT_0_MASK             0x00FFFF00U
+#define LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_SELECT_0_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_SELECT_0_WIDTH                    16U
+#define LPDDR4__PHY_DQ_TSEL_SELECT_0__REG DENALI_PHY_74
+#define LPDDR4__PHY_DQ_TSEL_SELECT_0__FLD LPDDR4__DENALI_PHY_74__PHY_DQ_TSEL_SELECT_0
+
+#define LPDDR4__DENALI_PHY_74__PHY_DQS_TSEL_ENABLE_0_MASK            0x07000000U
+#define LPDDR4__DENALI_PHY_74__PHY_DQS_TSEL_ENABLE_0_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_74__PHY_DQS_TSEL_ENABLE_0_WIDTH                    3U
+#define LPDDR4__PHY_DQS_TSEL_ENABLE_0__REG DENALI_PHY_74
+#define LPDDR4__PHY_DQS_TSEL_ENABLE_0__FLD LPDDR4__DENALI_PHY_74__PHY_DQS_TSEL_ENABLE_0
+
+#define LPDDR4__DENALI_PHY_75_READ_MASK                              0x7F03FFFFU
+#define LPDDR4__DENALI_PHY_75_WRITE_MASK                             0x7F03FFFFU
+#define LPDDR4__DENALI_PHY_75__PHY_DQS_TSEL_SELECT_0_MASK            0x0000FFFFU
+#define LPDDR4__DENALI_PHY_75__PHY_DQS_TSEL_SELECT_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_75__PHY_DQS_TSEL_SELECT_0_WIDTH                   16U
+#define LPDDR4__PHY_DQS_TSEL_SELECT_0__REG DENALI_PHY_75
+#define LPDDR4__PHY_DQS_TSEL_SELECT_0__FLD LPDDR4__DENALI_PHY_75__PHY_DQS_TSEL_SELECT_0
+
+#define LPDDR4__DENALI_PHY_75__PHY_TWO_CYC_PREAMBLE_0_MASK           0x00030000U
+#define LPDDR4__DENALI_PHY_75__PHY_TWO_CYC_PREAMBLE_0_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_75__PHY_TWO_CYC_PREAMBLE_0_WIDTH                   2U
+#define LPDDR4__PHY_TWO_CYC_PREAMBLE_0__REG DENALI_PHY_75
+#define LPDDR4__PHY_TWO_CYC_PREAMBLE_0__FLD LPDDR4__DENALI_PHY_75__PHY_TWO_CYC_PREAMBLE_0
+
+#define LPDDR4__DENALI_PHY_75__PHY_VREF_INITIAL_START_POINT_0_MASK   0x7F000000U
+#define LPDDR4__DENALI_PHY_75__PHY_VREF_INITIAL_START_POINT_0_SHIFT          24U
+#define LPDDR4__DENALI_PHY_75__PHY_VREF_INITIAL_START_POINT_0_WIDTH           7U
+#define LPDDR4__PHY_VREF_INITIAL_START_POINT_0__REG DENALI_PHY_75
+#define LPDDR4__PHY_VREF_INITIAL_START_POINT_0__FLD LPDDR4__DENALI_PHY_75__PHY_VREF_INITIAL_START_POINT_0
+
+#define LPDDR4__DENALI_PHY_76_READ_MASK                              0xFF01037FU
+#define LPDDR4__DENALI_PHY_76_WRITE_MASK                             0xFF01037FU
+#define LPDDR4__DENALI_PHY_76__PHY_VREF_INITIAL_STOP_POINT_0_MASK    0x0000007FU
+#define LPDDR4__DENALI_PHY_76__PHY_VREF_INITIAL_STOP_POINT_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_76__PHY_VREF_INITIAL_STOP_POINT_0_WIDTH            7U
+#define LPDDR4__PHY_VREF_INITIAL_STOP_POINT_0__REG DENALI_PHY_76
+#define LPDDR4__PHY_VREF_INITIAL_STOP_POINT_0__FLD LPDDR4__DENALI_PHY_76__PHY_VREF_INITIAL_STOP_POINT_0
+
+#define LPDDR4__DENALI_PHY_76__PHY_VREF_TRAINING_CTRL_0_MASK         0x00000300U
+#define LPDDR4__DENALI_PHY_76__PHY_VREF_TRAINING_CTRL_0_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_76__PHY_VREF_TRAINING_CTRL_0_WIDTH                 2U
+#define LPDDR4__PHY_VREF_TRAINING_CTRL_0__REG DENALI_PHY_76
+#define LPDDR4__PHY_VREF_TRAINING_CTRL_0__FLD LPDDR4__DENALI_PHY_76__PHY_VREF_TRAINING_CTRL_0
+
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_TRAIN_EN_0_MASK               0x00010000U
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_TRAIN_EN_0_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_TRAIN_EN_0_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_TRAIN_EN_0_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_TRAIN_EN_0_WOSET                       0U
+#define LPDDR4__PHY_NTP_TRAIN_EN_0__REG DENALI_PHY_76
+#define LPDDR4__PHY_NTP_TRAIN_EN_0__FLD LPDDR4__DENALI_PHY_76__PHY_NTP_TRAIN_EN_0
+
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_WDQ_STEP_SIZE_0_MASK          0xFF000000U
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_WDQ_STEP_SIZE_0_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_76__PHY_NTP_WDQ_STEP_SIZE_0_WIDTH                  8U
+#define LPDDR4__PHY_NTP_WDQ_STEP_SIZE_0__REG DENALI_PHY_76
+#define LPDDR4__PHY_NTP_WDQ_STEP_SIZE_0__FLD LPDDR4__DENALI_PHY_76__PHY_NTP_WDQ_STEP_SIZE_0
+
+#define LPDDR4__DENALI_PHY_77_READ_MASK                              0x07FF07FFU
+#define LPDDR4__DENALI_PHY_77_WRITE_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_START_0_MASK              0x000007FFU
+#define LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_START_0_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_START_0_WIDTH                     11U
+#define LPDDR4__PHY_NTP_WDQ_START_0__REG DENALI_PHY_77
+#define LPDDR4__PHY_NTP_WDQ_START_0__FLD LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_START_0
+
+#define LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_STOP_0_MASK               0x07FF0000U
+#define LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_STOP_0_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_STOP_0_WIDTH                      11U
+#define LPDDR4__PHY_NTP_WDQ_STOP_0__REG DENALI_PHY_77
+#define LPDDR4__PHY_NTP_WDQ_STOP_0__FLD LPDDR4__DENALI_PHY_77__PHY_NTP_WDQ_STOP_0
+
+#define LPDDR4__DENALI_PHY_78_READ_MASK                              0x0103FFFFU
+#define LPDDR4__DENALI_PHY_78_WRITE_MASK                             0x0103FFFFU
+#define LPDDR4__DENALI_PHY_78__PHY_NTP_WDQ_BIT_EN_0_MASK             0x000000FFU
+#define LPDDR4__DENALI_PHY_78__PHY_NTP_WDQ_BIT_EN_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_78__PHY_NTP_WDQ_BIT_EN_0_WIDTH                     8U
+#define LPDDR4__PHY_NTP_WDQ_BIT_EN_0__REG DENALI_PHY_78
+#define LPDDR4__PHY_NTP_WDQ_BIT_EN_0__FLD LPDDR4__DENALI_PHY_78__PHY_NTP_WDQ_BIT_EN_0
+
+#define LPDDR4__DENALI_PHY_78__PHY_WDQLVL_DVW_MIN_0_MASK             0x0003FF00U
+#define LPDDR4__DENALI_PHY_78__PHY_WDQLVL_DVW_MIN_0_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_78__PHY_WDQLVL_DVW_MIN_0_WIDTH                    10U
+#define LPDDR4__PHY_WDQLVL_DVW_MIN_0__REG DENALI_PHY_78
+#define LPDDR4__PHY_WDQLVL_DVW_MIN_0__FLD LPDDR4__DENALI_PHY_78__PHY_WDQLVL_DVW_MIN_0
+
+#define LPDDR4__DENALI_PHY_78__PHY_SW_WDQLVL_DVW_MIN_EN_0_MASK       0x01000000U
+#define LPDDR4__DENALI_PHY_78__PHY_SW_WDQLVL_DVW_MIN_EN_0_SHIFT              24U
+#define LPDDR4__DENALI_PHY_78__PHY_SW_WDQLVL_DVW_MIN_EN_0_WIDTH               1U
+#define LPDDR4__DENALI_PHY_78__PHY_SW_WDQLVL_DVW_MIN_EN_0_WOCLR               0U
+#define LPDDR4__DENALI_PHY_78__PHY_SW_WDQLVL_DVW_MIN_EN_0_WOSET               0U
+#define LPDDR4__PHY_SW_WDQLVL_DVW_MIN_EN_0__REG DENALI_PHY_78
+#define LPDDR4__PHY_SW_WDQLVL_DVW_MIN_EN_0__FLD LPDDR4__DENALI_PHY_78__PHY_SW_WDQLVL_DVW_MIN_EN_0
+
+#define LPDDR4__DENALI_PHY_79_READ_MASK                              0x1F1F0F3FU
+#define LPDDR4__DENALI_PHY_79_WRITE_MASK                             0x1F1F0F3FU
+#define LPDDR4__DENALI_PHY_79__PHY_WDQLVL_PER_START_OFFSET_0_MASK    0x0000003FU
+#define LPDDR4__DENALI_PHY_79__PHY_WDQLVL_PER_START_OFFSET_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_79__PHY_WDQLVL_PER_START_OFFSET_0_WIDTH            6U
+#define LPDDR4__PHY_WDQLVL_PER_START_OFFSET_0__REG DENALI_PHY_79
+#define LPDDR4__PHY_WDQLVL_PER_START_OFFSET_0__FLD LPDDR4__DENALI_PHY_79__PHY_WDQLVL_PER_START_OFFSET_0
+
+#define LPDDR4__DENALI_PHY_79__PHY_FAST_LVL_EN_0_MASK                0x00000F00U
+#define LPDDR4__DENALI_PHY_79__PHY_FAST_LVL_EN_0_SHIFT                        8U
+#define LPDDR4__DENALI_PHY_79__PHY_FAST_LVL_EN_0_WIDTH                        4U
+#define LPDDR4__PHY_FAST_LVL_EN_0__REG DENALI_PHY_79
+#define LPDDR4__PHY_FAST_LVL_EN_0__FLD LPDDR4__DENALI_PHY_79__PHY_FAST_LVL_EN_0
+
+#define LPDDR4__DENALI_PHY_79__PHY_PAD_TX_DCD_0_MASK                 0x001F0000U
+#define LPDDR4__DENALI_PHY_79__PHY_PAD_TX_DCD_0_SHIFT                        16U
+#define LPDDR4__DENALI_PHY_79__PHY_PAD_TX_DCD_0_WIDTH                         5U
+#define LPDDR4__PHY_PAD_TX_DCD_0__REG DENALI_PHY_79
+#define LPDDR4__PHY_PAD_TX_DCD_0__FLD LPDDR4__DENALI_PHY_79__PHY_PAD_TX_DCD_0
+
+#define LPDDR4__DENALI_PHY_79__PHY_PAD_RX_DCD_0_0_MASK               0x1F000000U
+#define LPDDR4__DENALI_PHY_79__PHY_PAD_RX_DCD_0_0_SHIFT                      24U
+#define LPDDR4__DENALI_PHY_79__PHY_PAD_RX_DCD_0_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_0_0__REG DENALI_PHY_79
+#define LPDDR4__PHY_PAD_RX_DCD_0_0__FLD LPDDR4__DENALI_PHY_79__PHY_PAD_RX_DCD_0_0
+
+#define LPDDR4__DENALI_PHY_80_READ_MASK                              0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_80_WRITE_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_1_0_MASK               0x0000001FU
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_1_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_1_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_1_0__REG DENALI_PHY_80
+#define LPDDR4__PHY_PAD_RX_DCD_1_0__FLD LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_1_0
+
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_2_0_MASK               0x00001F00U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_2_0_SHIFT                       8U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_2_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_2_0__REG DENALI_PHY_80
+#define LPDDR4__PHY_PAD_RX_DCD_2_0__FLD LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_2_0
+
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_3_0_MASK               0x001F0000U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_3_0_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_3_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_3_0__REG DENALI_PHY_80
+#define LPDDR4__PHY_PAD_RX_DCD_3_0__FLD LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_3_0
+
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_4_0_MASK               0x1F000000U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_4_0_SHIFT                      24U
+#define LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_4_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_4_0__REG DENALI_PHY_80
+#define LPDDR4__PHY_PAD_RX_DCD_4_0__FLD LPDDR4__DENALI_PHY_80__PHY_PAD_RX_DCD_4_0
+
+#define LPDDR4__DENALI_PHY_81_READ_MASK                              0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_81_WRITE_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_5_0_MASK               0x0000001FU
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_5_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_5_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_5_0__REG DENALI_PHY_81
+#define LPDDR4__PHY_PAD_RX_DCD_5_0__FLD LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_5_0
+
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_6_0_MASK               0x00001F00U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_6_0_SHIFT                       8U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_6_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_6_0__REG DENALI_PHY_81
+#define LPDDR4__PHY_PAD_RX_DCD_6_0__FLD LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_6_0
+
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_7_0_MASK               0x001F0000U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_7_0_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_7_0_WIDTH                       5U
+#define LPDDR4__PHY_PAD_RX_DCD_7_0__REG DENALI_PHY_81
+#define LPDDR4__PHY_PAD_RX_DCD_7_0__FLD LPDDR4__DENALI_PHY_81__PHY_PAD_RX_DCD_7_0
+
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_DM_RX_DCD_0_MASK              0x1F000000U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_DM_RX_DCD_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_81__PHY_PAD_DM_RX_DCD_0_WIDTH                      5U
+#define LPDDR4__PHY_PAD_DM_RX_DCD_0__REG DENALI_PHY_81
+#define LPDDR4__PHY_PAD_DM_RX_DCD_0__FLD LPDDR4__DENALI_PHY_81__PHY_PAD_DM_RX_DCD_0
+
+#define LPDDR4__DENALI_PHY_82_READ_MASK                              0x007F1F1FU
+#define LPDDR4__DENALI_PHY_82_WRITE_MASK                             0x007F1F1FU
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_DQS_RX_DCD_0_MASK             0x0000001FU
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_DQS_RX_DCD_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_DQS_RX_DCD_0_WIDTH                     5U
+#define LPDDR4__PHY_PAD_DQS_RX_DCD_0__REG DENALI_PHY_82
+#define LPDDR4__PHY_PAD_DQS_RX_DCD_0__FLD LPDDR4__DENALI_PHY_82__PHY_PAD_DQS_RX_DCD_0
+
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_FDBK_RX_DCD_0_MASK            0x00001F00U
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_FDBK_RX_DCD_0_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_FDBK_RX_DCD_0_WIDTH                    5U
+#define LPDDR4__PHY_PAD_FDBK_RX_DCD_0__REG DENALI_PHY_82
+#define LPDDR4__PHY_PAD_FDBK_RX_DCD_0__FLD LPDDR4__DENALI_PHY_82__PHY_PAD_FDBK_RX_DCD_0
+
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_DSLICE_IO_CFG_0_MASK          0x007F0000U
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_DSLICE_IO_CFG_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_82__PHY_PAD_DSLICE_IO_CFG_0_WIDTH                  7U
+#define LPDDR4__PHY_PAD_DSLICE_IO_CFG_0__REG DENALI_PHY_82
+#define LPDDR4__PHY_PAD_DSLICE_IO_CFG_0__FLD LPDDR4__DENALI_PHY_82__PHY_PAD_DSLICE_IO_CFG_0
+
+#define LPDDR4__DENALI_PHY_83_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_83_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_83__PHY_RDDQ0_SLAVE_DELAY_0_MASK          0x000003FFU
+#define LPDDR4__DENALI_PHY_83__PHY_RDDQ0_SLAVE_DELAY_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_83__PHY_RDDQ0_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ0_SLAVE_DELAY_0__REG DENALI_PHY_83
+#define LPDDR4__PHY_RDDQ0_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_83__PHY_RDDQ0_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_83__PHY_RDDQ1_SLAVE_DELAY_0_MASK          0x03FF0000U
+#define LPDDR4__DENALI_PHY_83__PHY_RDDQ1_SLAVE_DELAY_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_83__PHY_RDDQ1_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ1_SLAVE_DELAY_0__REG DENALI_PHY_83
+#define LPDDR4__PHY_RDDQ1_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_83__PHY_RDDQ1_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_84_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_84_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_84__PHY_RDDQ2_SLAVE_DELAY_0_MASK          0x000003FFU
+#define LPDDR4__DENALI_PHY_84__PHY_RDDQ2_SLAVE_DELAY_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_84__PHY_RDDQ2_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ2_SLAVE_DELAY_0__REG DENALI_PHY_84
+#define LPDDR4__PHY_RDDQ2_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_84__PHY_RDDQ2_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_84__PHY_RDDQ3_SLAVE_DELAY_0_MASK          0x03FF0000U
+#define LPDDR4__DENALI_PHY_84__PHY_RDDQ3_SLAVE_DELAY_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_84__PHY_RDDQ3_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ3_SLAVE_DELAY_0__REG DENALI_PHY_84
+#define LPDDR4__PHY_RDDQ3_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_84__PHY_RDDQ3_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_85_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_85_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_85__PHY_RDDQ4_SLAVE_DELAY_0_MASK          0x000003FFU
+#define LPDDR4__DENALI_PHY_85__PHY_RDDQ4_SLAVE_DELAY_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_85__PHY_RDDQ4_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ4_SLAVE_DELAY_0__REG DENALI_PHY_85
+#define LPDDR4__PHY_RDDQ4_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_85__PHY_RDDQ4_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_85__PHY_RDDQ5_SLAVE_DELAY_0_MASK          0x03FF0000U
+#define LPDDR4__DENALI_PHY_85__PHY_RDDQ5_SLAVE_DELAY_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_85__PHY_RDDQ5_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ5_SLAVE_DELAY_0__REG DENALI_PHY_85
+#define LPDDR4__PHY_RDDQ5_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_85__PHY_RDDQ5_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_86_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_86_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_86__PHY_RDDQ6_SLAVE_DELAY_0_MASK          0x000003FFU
+#define LPDDR4__DENALI_PHY_86__PHY_RDDQ6_SLAVE_DELAY_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_86__PHY_RDDQ6_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ6_SLAVE_DELAY_0__REG DENALI_PHY_86
+#define LPDDR4__PHY_RDDQ6_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_86__PHY_RDDQ6_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_86__PHY_RDDQ7_SLAVE_DELAY_0_MASK          0x03FF0000U
+#define LPDDR4__DENALI_PHY_86__PHY_RDDQ7_SLAVE_DELAY_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_86__PHY_RDDQ7_SLAVE_DELAY_0_WIDTH                 10U
+#define LPDDR4__PHY_RDDQ7_SLAVE_DELAY_0__REG DENALI_PHY_86
+#define LPDDR4__PHY_RDDQ7_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_86__PHY_RDDQ7_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_87_READ_MASK                              0x1F0703FFU
+#define LPDDR4__DENALI_PHY_87_WRITE_MASK                             0x1F0703FFU
+#define LPDDR4__DENALI_PHY_87__PHY_RDDM_SLAVE_DELAY_0_MASK           0x000003FFU
+#define LPDDR4__DENALI_PHY_87__PHY_RDDM_SLAVE_DELAY_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_87__PHY_RDDM_SLAVE_DELAY_0_WIDTH                  10U
+#define LPDDR4__PHY_RDDM_SLAVE_DELAY_0__REG DENALI_PHY_87
+#define LPDDR4__PHY_RDDM_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_87__PHY_RDDM_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_87__PHY_RX_PCLK_CLK_SEL_0_MASK            0x00070000U
+#define LPDDR4__DENALI_PHY_87__PHY_RX_PCLK_CLK_SEL_0_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_87__PHY_RX_PCLK_CLK_SEL_0_WIDTH                    3U
+#define LPDDR4__PHY_RX_PCLK_CLK_SEL_0__REG DENALI_PHY_87
+#define LPDDR4__PHY_RX_PCLK_CLK_SEL_0__FLD LPDDR4__DENALI_PHY_87__PHY_RX_PCLK_CLK_SEL_0
+
+#define LPDDR4__DENALI_PHY_87__PHY_RX_CAL_ALL_DLY_0_MASK             0x1F000000U
+#define LPDDR4__DENALI_PHY_87__PHY_RX_CAL_ALL_DLY_0_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_87__PHY_RX_CAL_ALL_DLY_0_WIDTH                     5U
+#define LPDDR4__PHY_RX_CAL_ALL_DLY_0__REG DENALI_PHY_87
+#define LPDDR4__PHY_RX_CAL_ALL_DLY_0__FLD LPDDR4__DENALI_PHY_87__PHY_RX_CAL_ALL_DLY_0
+
+#define LPDDR4__DENALI_PHY_88_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_88_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_OE_TIMING_0_MASK               0x000000FFU
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_OE_TIMING_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_OE_TIMING_0_WIDTH                       8U
+#define LPDDR4__PHY_DQ_OE_TIMING_0__REG DENALI_PHY_88
+#define LPDDR4__PHY_DQ_OE_TIMING_0__FLD LPDDR4__DENALI_PHY_88__PHY_DQ_OE_TIMING_0
+
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_RD_TIMING_0_MASK          0x0000FF00U
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_RD_TIMING_0_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_RD_TIMING_0_WIDTH                  8U
+#define LPDDR4__PHY_DQ_TSEL_RD_TIMING_0__REG DENALI_PHY_88
+#define LPDDR4__PHY_DQ_TSEL_RD_TIMING_0__FLD LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_RD_TIMING_0
+
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_WR_TIMING_0_MASK          0x00FF0000U
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_WR_TIMING_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_WR_TIMING_0_WIDTH                  8U
+#define LPDDR4__PHY_DQ_TSEL_WR_TIMING_0__REG DENALI_PHY_88
+#define LPDDR4__PHY_DQ_TSEL_WR_TIMING_0__FLD LPDDR4__DENALI_PHY_88__PHY_DQ_TSEL_WR_TIMING_0
+
+#define LPDDR4__DENALI_PHY_88__PHY_DQS_OE_TIMING_0_MASK              0xFF000000U
+#define LPDDR4__DENALI_PHY_88__PHY_DQS_OE_TIMING_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_88__PHY_DQS_OE_TIMING_0_WIDTH                      8U
+#define LPDDR4__PHY_DQS_OE_TIMING_0__REG DENALI_PHY_88
+#define LPDDR4__PHY_DQS_OE_TIMING_0__FLD LPDDR4__DENALI_PHY_88__PHY_DQS_OE_TIMING_0
+
+#define LPDDR4__DENALI_PHY_89_READ_MASK                              0xFFFFFF0FU
+#define LPDDR4__DENALI_PHY_89_WRITE_MASK                             0xFFFFFF0FU
+#define LPDDR4__DENALI_PHY_89__PHY_IO_PAD_DELAY_TIMING_0_MASK        0x0000000FU
+#define LPDDR4__DENALI_PHY_89__PHY_IO_PAD_DELAY_TIMING_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_89__PHY_IO_PAD_DELAY_TIMING_0_WIDTH                4U
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_0__REG DENALI_PHY_89
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_0__FLD LPDDR4__DENALI_PHY_89__PHY_IO_PAD_DELAY_TIMING_0
+
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_RD_TIMING_0_MASK         0x0000FF00U
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_RD_TIMING_0_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_RD_TIMING_0_WIDTH                 8U
+#define LPDDR4__PHY_DQS_TSEL_RD_TIMING_0__REG DENALI_PHY_89
+#define LPDDR4__PHY_DQS_TSEL_RD_TIMING_0__FLD LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_RD_TIMING_0
+
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_OE_RD_TIMING_0_MASK           0x00FF0000U
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_OE_RD_TIMING_0_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_OE_RD_TIMING_0_WIDTH                   8U
+#define LPDDR4__PHY_DQS_OE_RD_TIMING_0__REG DENALI_PHY_89
+#define LPDDR4__PHY_DQS_OE_RD_TIMING_0__FLD LPDDR4__DENALI_PHY_89__PHY_DQS_OE_RD_TIMING_0
+
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_WR_TIMING_0_MASK         0xFF000000U
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_WR_TIMING_0_SHIFT                24U
+#define LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_WR_TIMING_0_WIDTH                 8U
+#define LPDDR4__PHY_DQS_TSEL_WR_TIMING_0__REG DENALI_PHY_89
+#define LPDDR4__PHY_DQS_TSEL_WR_TIMING_0__FLD LPDDR4__DENALI_PHY_89__PHY_DQS_TSEL_WR_TIMING_0
+
+#define LPDDR4__DENALI_PHY_90_READ_MASK                              0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_90_WRITE_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_90__PHY_VREF_SETTING_TIME_0_MASK          0x0000FFFFU
+#define LPDDR4__DENALI_PHY_90__PHY_VREF_SETTING_TIME_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_90__PHY_VREF_SETTING_TIME_0_WIDTH                 16U
+#define LPDDR4__PHY_VREF_SETTING_TIME_0__REG DENALI_PHY_90
+#define LPDDR4__PHY_VREF_SETTING_TIME_0__FLD LPDDR4__DENALI_PHY_90__PHY_VREF_SETTING_TIME_0
+
+#define LPDDR4__DENALI_PHY_90__PHY_PAD_VREF_CTRL_DQ_0_MASK           0x0FFF0000U
+#define LPDDR4__DENALI_PHY_90__PHY_PAD_VREF_CTRL_DQ_0_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_90__PHY_PAD_VREF_CTRL_DQ_0_WIDTH                  12U
+#define LPDDR4__PHY_PAD_VREF_CTRL_DQ_0__REG DENALI_PHY_90
+#define LPDDR4__PHY_PAD_VREF_CTRL_DQ_0__FLD LPDDR4__DENALI_PHY_90__PHY_PAD_VREF_CTRL_DQ_0
+
+#define LPDDR4__DENALI_PHY_91_READ_MASK                              0x0303FFFFU
+#define LPDDR4__DENALI_PHY_91_WRITE_MASK                             0x0303FFFFU
+#define LPDDR4__DENALI_PHY_91__PHY_DQ_IE_TIMING_0_MASK               0x000000FFU
+#define LPDDR4__DENALI_PHY_91__PHY_DQ_IE_TIMING_0_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_91__PHY_DQ_IE_TIMING_0_WIDTH                       8U
+#define LPDDR4__PHY_DQ_IE_TIMING_0__REG DENALI_PHY_91
+#define LPDDR4__PHY_DQ_IE_TIMING_0__FLD LPDDR4__DENALI_PHY_91__PHY_DQ_IE_TIMING_0
+
+#define LPDDR4__DENALI_PHY_91__PHY_DQS_IE_TIMING_0_MASK              0x0000FF00U
+#define LPDDR4__DENALI_PHY_91__PHY_DQS_IE_TIMING_0_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_91__PHY_DQS_IE_TIMING_0_WIDTH                      8U
+#define LPDDR4__PHY_DQS_IE_TIMING_0__REG DENALI_PHY_91
+#define LPDDR4__PHY_DQS_IE_TIMING_0__FLD LPDDR4__DENALI_PHY_91__PHY_DQS_IE_TIMING_0
+
+#define LPDDR4__DENALI_PHY_91__PHY_RDDATA_EN_IE_DLY_0_MASK           0x00030000U
+#define LPDDR4__DENALI_PHY_91__PHY_RDDATA_EN_IE_DLY_0_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_91__PHY_RDDATA_EN_IE_DLY_0_WIDTH                   2U
+#define LPDDR4__PHY_RDDATA_EN_IE_DLY_0__REG DENALI_PHY_91
+#define LPDDR4__PHY_RDDATA_EN_IE_DLY_0__FLD LPDDR4__DENALI_PHY_91__PHY_RDDATA_EN_IE_DLY_0
+
+#define LPDDR4__DENALI_PHY_91__PHY_IE_MODE_0_MASK                    0x03000000U
+#define LPDDR4__DENALI_PHY_91__PHY_IE_MODE_0_SHIFT                           24U
+#define LPDDR4__DENALI_PHY_91__PHY_IE_MODE_0_WIDTH                            2U
+#define LPDDR4__PHY_IE_MODE_0__REG DENALI_PHY_91
+#define LPDDR4__PHY_IE_MODE_0__FLD LPDDR4__DENALI_PHY_91__PHY_IE_MODE_0
+
+#define LPDDR4__DENALI_PHY_92_READ_MASK                              0x1F1F0103U
+#define LPDDR4__DENALI_PHY_92_WRITE_MASK                             0x1F1F0103U
+#define LPDDR4__DENALI_PHY_92__PHY_DBI_MODE_0_MASK                   0x00000003U
+#define LPDDR4__DENALI_PHY_92__PHY_DBI_MODE_0_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_92__PHY_DBI_MODE_0_WIDTH                           2U
+#define LPDDR4__PHY_DBI_MODE_0__REG DENALI_PHY_92
+#define LPDDR4__PHY_DBI_MODE_0__FLD LPDDR4__DENALI_PHY_92__PHY_DBI_MODE_0
+
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_IE_ON_0_MASK               0x00000100U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_IE_ON_0_SHIFT                       8U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_IE_ON_0_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_IE_ON_0_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_IE_ON_0_WOSET                       0U
+#define LPDDR4__PHY_WDQLVL_IE_ON_0__REG DENALI_PHY_92
+#define LPDDR4__PHY_WDQLVL_IE_ON_0__FLD LPDDR4__DENALI_PHY_92__PHY_WDQLVL_IE_ON_0
+
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_DLY_0_MASK       0x001F0000U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_DLY_0_SHIFT              16U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_DLY_0_WIDTH               5U
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_DLY_0__REG DENALI_PHY_92
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_DLY_0__FLD LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_DLY_0
+
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0_MASK  0x1F000000U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0_SHIFT         24U
+#define LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0_WIDTH          5U
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0__REG DENALI_PHY_92
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0__FLD LPDDR4__DENALI_PHY_92__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0
+
+#define LPDDR4__DENALI_PHY_93_READ_MASK                              0x000F1F1FU
+#define LPDDR4__DENALI_PHY_93_WRITE_MASK                             0x000F1F1FU
+#define LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_TSEL_DLY_0_MASK         0x0000001FU
+#define LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_TSEL_DLY_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_TSEL_DLY_0_WIDTH                 5U
+#define LPDDR4__PHY_RDDATA_EN_TSEL_DLY_0__REG DENALI_PHY_93
+#define LPDDR4__PHY_RDDATA_EN_TSEL_DLY_0__FLD LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_TSEL_DLY_0
+
+#define LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_OE_DLY_0_MASK           0x00001F00U
+#define LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_OE_DLY_0_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_OE_DLY_0_WIDTH                   5U
+#define LPDDR4__PHY_RDDATA_EN_OE_DLY_0__REG DENALI_PHY_93
+#define LPDDR4__PHY_RDDATA_EN_OE_DLY_0__FLD LPDDR4__DENALI_PHY_93__PHY_RDDATA_EN_OE_DLY_0
+
+#define LPDDR4__DENALI_PHY_93__PHY_SW_MASTER_MODE_0_MASK             0x000F0000U
+#define LPDDR4__DENALI_PHY_93__PHY_SW_MASTER_MODE_0_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_93__PHY_SW_MASTER_MODE_0_WIDTH                     4U
+#define LPDDR4__PHY_SW_MASTER_MODE_0__REG DENALI_PHY_93
+#define LPDDR4__PHY_SW_MASTER_MODE_0__FLD LPDDR4__DENALI_PHY_93__PHY_SW_MASTER_MODE_0
+
+#define LPDDR4__DENALI_PHY_94_READ_MASK                              0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_94_WRITE_MASK                             0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_START_0_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_START_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_START_0_WIDTH                11U
+#define LPDDR4__PHY_MASTER_DELAY_START_0__REG DENALI_PHY_94
+#define LPDDR4__PHY_MASTER_DELAY_START_0__FLD LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_START_0
+
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_STEP_0_MASK          0x003F0000U
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_STEP_0_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_STEP_0_WIDTH                  6U
+#define LPDDR4__PHY_MASTER_DELAY_STEP_0__REG DENALI_PHY_94
+#define LPDDR4__PHY_MASTER_DELAY_STEP_0__FLD LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_STEP_0
+
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_WAIT_0_MASK          0xFF000000U
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_WAIT_0_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_WAIT_0_WIDTH                  8U
+#define LPDDR4__PHY_MASTER_DELAY_WAIT_0__REG DENALI_PHY_94
+#define LPDDR4__PHY_MASTER_DELAY_WAIT_0__FLD LPDDR4__DENALI_PHY_94__PHY_MASTER_DELAY_WAIT_0
+
+#define LPDDR4__DENALI_PHY_95_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_95_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_95__PHY_MASTER_DELAY_HALF_MEASURE_0_MASK  0x000000FFU
+#define LPDDR4__DENALI_PHY_95__PHY_MASTER_DELAY_HALF_MEASURE_0_SHIFT          0U
+#define LPDDR4__DENALI_PHY_95__PHY_MASTER_DELAY_HALF_MEASURE_0_WIDTH          8U
+#define LPDDR4__PHY_MASTER_DELAY_HALF_MEASURE_0__REG DENALI_PHY_95
+#define LPDDR4__PHY_MASTER_DELAY_HALF_MEASURE_0__FLD LPDDR4__DENALI_PHY_95__PHY_MASTER_DELAY_HALF_MEASURE_0
+
+#define LPDDR4__DENALI_PHY_95__PHY_RPTR_UPDATE_0_MASK                0x00000F00U
+#define LPDDR4__DENALI_PHY_95__PHY_RPTR_UPDATE_0_SHIFT                        8U
+#define LPDDR4__DENALI_PHY_95__PHY_RPTR_UPDATE_0_WIDTH                        4U
+#define LPDDR4__PHY_RPTR_UPDATE_0__REG DENALI_PHY_95
+#define LPDDR4__PHY_RPTR_UPDATE_0__FLD LPDDR4__DENALI_PHY_95__PHY_RPTR_UPDATE_0
+
+#define LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_STEP_0_MASK             0x00FF0000U
+#define LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_STEP_0_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_STEP_0_WIDTH                     8U
+#define LPDDR4__PHY_WRLVL_DLY_STEP_0__REG DENALI_PHY_95
+#define LPDDR4__PHY_WRLVL_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_FINE_STEP_0_MASK        0x0F000000U
+#define LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_FINE_STEP_0_SHIFT               24U
+#define LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_FINE_STEP_0_WIDTH                4U
+#define LPDDR4__PHY_WRLVL_DLY_FINE_STEP_0__REG DENALI_PHY_95
+#define LPDDR4__PHY_WRLVL_DLY_FINE_STEP_0__FLD LPDDR4__DENALI_PHY_95__PHY_WRLVL_DLY_FINE_STEP_0
+
+#define LPDDR4__DENALI_PHY_96_READ_MASK                              0x001F0F3FU
+#define LPDDR4__DENALI_PHY_96_WRITE_MASK                             0x001F0F3FU
+#define LPDDR4__DENALI_PHY_96__PHY_WRLVL_RESP_WAIT_CNT_0_MASK        0x0000003FU
+#define LPDDR4__DENALI_PHY_96__PHY_WRLVL_RESP_WAIT_CNT_0_SHIFT                0U
+#define LPDDR4__DENALI_PHY_96__PHY_WRLVL_RESP_WAIT_CNT_0_WIDTH                6U
+#define LPDDR4__PHY_WRLVL_RESP_WAIT_CNT_0__REG DENALI_PHY_96
+#define LPDDR4__PHY_WRLVL_RESP_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_96__PHY_WRLVL_RESP_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_96__PHY_GTLVL_DLY_STEP_0_MASK             0x00000F00U
+#define LPDDR4__DENALI_PHY_96__PHY_GTLVL_DLY_STEP_0_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_96__PHY_GTLVL_DLY_STEP_0_WIDTH                     4U
+#define LPDDR4__PHY_GTLVL_DLY_STEP_0__REG DENALI_PHY_96
+#define LPDDR4__PHY_GTLVL_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_96__PHY_GTLVL_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_96__PHY_GTLVL_RESP_WAIT_CNT_0_MASK        0x001F0000U
+#define LPDDR4__DENALI_PHY_96__PHY_GTLVL_RESP_WAIT_CNT_0_SHIFT               16U
+#define LPDDR4__DENALI_PHY_96__PHY_GTLVL_RESP_WAIT_CNT_0_WIDTH                5U
+#define LPDDR4__PHY_GTLVL_RESP_WAIT_CNT_0__REG DENALI_PHY_96
+#define LPDDR4__PHY_GTLVL_RESP_WAIT_CNT_0__FLD LPDDR4__DENALI_PHY_96__PHY_GTLVL_RESP_WAIT_CNT_0
+
+#define LPDDR4__DENALI_PHY_97_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PHY_97_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_97__PHY_GTLVL_BACK_STEP_0_MASK            0x000003FFU
+#define LPDDR4__DENALI_PHY_97__PHY_GTLVL_BACK_STEP_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_97__PHY_GTLVL_BACK_STEP_0_WIDTH                   10U
+#define LPDDR4__PHY_GTLVL_BACK_STEP_0__REG DENALI_PHY_97
+#define LPDDR4__PHY_GTLVL_BACK_STEP_0__FLD LPDDR4__DENALI_PHY_97__PHY_GTLVL_BACK_STEP_0
+
+#define LPDDR4__DENALI_PHY_97__PHY_GTLVL_FINAL_STEP_0_MASK           0x03FF0000U
+#define LPDDR4__DENALI_PHY_97__PHY_GTLVL_FINAL_STEP_0_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_97__PHY_GTLVL_FINAL_STEP_0_WIDTH                  10U
+#define LPDDR4__PHY_GTLVL_FINAL_STEP_0__REG DENALI_PHY_97
+#define LPDDR4__PHY_GTLVL_FINAL_STEP_0__FLD LPDDR4__DENALI_PHY_97__PHY_GTLVL_FINAL_STEP_0
+
+#define LPDDR4__DENALI_PHY_98_READ_MASK                              0x01FF0FFFU
+#define LPDDR4__DENALI_PHY_98_WRITE_MASK                             0x01FF0FFFU
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DLY_STEP_0_MASK            0x000000FFU
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DLY_STEP_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DLY_STEP_0_WIDTH                    8U
+#define LPDDR4__PHY_WDQLVL_DLY_STEP_0__REG DENALI_PHY_98
+#define LPDDR4__PHY_WDQLVL_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_QTR_DLY_STEP_0_MASK        0x00000F00U
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_QTR_DLY_STEP_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_QTR_DLY_STEP_0_WIDTH                4U
+#define LPDDR4__PHY_WDQLVL_QTR_DLY_STEP_0__REG DENALI_PHY_98
+#define LPDDR4__PHY_WDQLVL_QTR_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_98__PHY_WDQLVL_QTR_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DM_SEARCH_RANGE_0_MASK     0x01FF0000U
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DM_SEARCH_RANGE_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DM_SEARCH_RANGE_0_WIDTH             9U
+#define LPDDR4__PHY_WDQLVL_DM_SEARCH_RANGE_0__REG DENALI_PHY_98
+#define LPDDR4__PHY_WDQLVL_DM_SEARCH_RANGE_0__FLD LPDDR4__DENALI_PHY_98__PHY_WDQLVL_DM_SEARCH_RANGE_0
+
+#define LPDDR4__DENALI_PHY_99_READ_MASK                              0x00000F01U
+#define LPDDR4__DENALI_PHY_99_WRITE_MASK                             0x00000F01U
+#define LPDDR4__DENALI_PHY_99__PHY_TOGGLE_PRE_SUPPORT_0_MASK         0x00000001U
+#define LPDDR4__DENALI_PHY_99__PHY_TOGGLE_PRE_SUPPORT_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_99__PHY_TOGGLE_PRE_SUPPORT_0_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_99__PHY_TOGGLE_PRE_SUPPORT_0_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_99__PHY_TOGGLE_PRE_SUPPORT_0_WOSET                 0U
+#define LPDDR4__PHY_TOGGLE_PRE_SUPPORT_0__REG DENALI_PHY_99
+#define LPDDR4__PHY_TOGGLE_PRE_SUPPORT_0__FLD LPDDR4__DENALI_PHY_99__PHY_TOGGLE_PRE_SUPPORT_0
+
+#define LPDDR4__DENALI_PHY_99__PHY_RDLVL_DLY_STEP_0_MASK             0x00000F00U
+#define LPDDR4__DENALI_PHY_99__PHY_RDLVL_DLY_STEP_0_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_99__PHY_RDLVL_DLY_STEP_0_WIDTH                     4U
+#define LPDDR4__PHY_RDLVL_DLY_STEP_0__REG DENALI_PHY_99
+#define LPDDR4__PHY_RDLVL_DLY_STEP_0__FLD LPDDR4__DENALI_PHY_99__PHY_RDLVL_DLY_STEP_0
+
+#define LPDDR4__DENALI_PHY_100_READ_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PHY_100_WRITE_MASK                            0x000003FFU
+#define LPDDR4__DENALI_PHY_100__PHY_RDLVL_MAX_EDGE_0_MASK            0x000003FFU
+#define LPDDR4__DENALI_PHY_100__PHY_RDLVL_MAX_EDGE_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_100__PHY_RDLVL_MAX_EDGE_0_WIDTH                   10U
+#define LPDDR4__PHY_RDLVL_MAX_EDGE_0__REG DENALI_PHY_100
+#define LPDDR4__PHY_RDLVL_MAX_EDGE_0__FLD LPDDR4__DENALI_PHY_100__PHY_RDLVL_MAX_EDGE_0
+
+#define LPDDR4__DENALI_PHY_101_READ_MASK                             0x7F7F0703U
+#define LPDDR4__DENALI_PHY_101_WRITE_MASK                            0x7F7F0703U
+#define LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_DISABLE_0_MASK       0x00000003U
+#define LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_DISABLE_0_SHIFT               0U
+#define LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_DISABLE_0_WIDTH               2U
+#define LPDDR4__PHY_WRPATH_GATE_DISABLE_0__REG DENALI_PHY_101
+#define LPDDR4__PHY_WRPATH_GATE_DISABLE_0__FLD LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_DISABLE_0
+
+#define LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_TIMING_0_MASK        0x00000700U
+#define LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_TIMING_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_TIMING_0_WIDTH                3U
+#define LPDDR4__PHY_WRPATH_GATE_TIMING_0__REG DENALI_PHY_101
+#define LPDDR4__PHY_WRPATH_GATE_TIMING_0__FLD LPDDR4__DENALI_PHY_101__PHY_WRPATH_GATE_TIMING_0
+
+#define LPDDR4__DENALI_PHY_101__PHY_WDQ_OSC_DELTA_0_MASK             0x007F0000U
+#define LPDDR4__DENALI_PHY_101__PHY_WDQ_OSC_DELTA_0_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_101__PHY_WDQ_OSC_DELTA_0_WIDTH                     7U
+#define LPDDR4__PHY_WDQ_OSC_DELTA_0__REG DENALI_PHY_101
+#define LPDDR4__PHY_WDQ_OSC_DELTA_0__FLD LPDDR4__DENALI_PHY_101__PHY_WDQ_OSC_DELTA_0
+
+#define LPDDR4__DENALI_PHY_101__PHY_MEAS_DLY_STEP_ENABLE_0_MASK      0x7F000000U
+#define LPDDR4__DENALI_PHY_101__PHY_MEAS_DLY_STEP_ENABLE_0_SHIFT             24U
+#define LPDDR4__DENALI_PHY_101__PHY_MEAS_DLY_STEP_ENABLE_0_WIDTH              7U
+#define LPDDR4__PHY_MEAS_DLY_STEP_ENABLE_0__REG DENALI_PHY_101
+#define LPDDR4__PHY_MEAS_DLY_STEP_ENABLE_0__FLD LPDDR4__DENALI_PHY_101__PHY_MEAS_DLY_STEP_ENABLE_0
+
+#define LPDDR4__DENALI_PHY_102_READ_MASK                             0x0000001FU
+#define LPDDR4__DENALI_PHY_102_WRITE_MASK                            0x0000001FU
+#define LPDDR4__DENALI_PHY_102__PHY_RDDATA_EN_DLY_0_MASK             0x0000001FU
+#define LPDDR4__DENALI_PHY_102__PHY_RDDATA_EN_DLY_0_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_102__PHY_RDDATA_EN_DLY_0_WIDTH                     5U
+#define LPDDR4__PHY_RDDATA_EN_DLY_0__REG DENALI_PHY_102
+#define LPDDR4__PHY_RDDATA_EN_DLY_0__FLD LPDDR4__DENALI_PHY_102__PHY_RDDATA_EN_DLY_0
+
+#define LPDDR4__DENALI_PHY_103_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_103_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_103__PHY_DQ_DM_SWIZZLE0_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_103__PHY_DQ_DM_SWIZZLE0_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_103__PHY_DQ_DM_SWIZZLE0_0_WIDTH                   32U
+#define LPDDR4__PHY_DQ_DM_SWIZZLE0_0__REG DENALI_PHY_103
+#define LPDDR4__PHY_DQ_DM_SWIZZLE0_0__FLD LPDDR4__DENALI_PHY_103__PHY_DQ_DM_SWIZZLE0_0
+
+#define LPDDR4__DENALI_PHY_104_READ_MASK                             0x0000000FU
+#define LPDDR4__DENALI_PHY_104_WRITE_MASK                            0x0000000FU
+#define LPDDR4__DENALI_PHY_104__PHY_DQ_DM_SWIZZLE1_0_MASK            0x0000000FU
+#define LPDDR4__DENALI_PHY_104__PHY_DQ_DM_SWIZZLE1_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_104__PHY_DQ_DM_SWIZZLE1_0_WIDTH                    4U
+#define LPDDR4__PHY_DQ_DM_SWIZZLE1_0__REG DENALI_PHY_104
+#define LPDDR4__PHY_DQ_DM_SWIZZLE1_0__FLD LPDDR4__DENALI_PHY_104__PHY_DQ_DM_SWIZZLE1_0
+
+#define LPDDR4__DENALI_PHY_105_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_105_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ0_SLAVE_DELAY_0_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ0_SLAVE_DELAY_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ0_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ0_SLAVE_DELAY_0__REG DENALI_PHY_105
+#define LPDDR4__PHY_CLK_WRDQ0_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ0_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ1_SLAVE_DELAY_0_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ1_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ1_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ1_SLAVE_DELAY_0__REG DENALI_PHY_105
+#define LPDDR4__PHY_CLK_WRDQ1_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_105__PHY_CLK_WRDQ1_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_106_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_106_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ2_SLAVE_DELAY_0_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ2_SLAVE_DELAY_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ2_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ2_SLAVE_DELAY_0__REG DENALI_PHY_106
+#define LPDDR4__PHY_CLK_WRDQ2_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ2_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ3_SLAVE_DELAY_0_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ3_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ3_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ3_SLAVE_DELAY_0__REG DENALI_PHY_106
+#define LPDDR4__PHY_CLK_WRDQ3_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_106__PHY_CLK_WRDQ3_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_107_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_107_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ4_SLAVE_DELAY_0_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ4_SLAVE_DELAY_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ4_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ4_SLAVE_DELAY_0__REG DENALI_PHY_107
+#define LPDDR4__PHY_CLK_WRDQ4_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ4_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ5_SLAVE_DELAY_0_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ5_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ5_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ5_SLAVE_DELAY_0__REG DENALI_PHY_107
+#define LPDDR4__PHY_CLK_WRDQ5_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_107__PHY_CLK_WRDQ5_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_108_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_108_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ6_SLAVE_DELAY_0_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ6_SLAVE_DELAY_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ6_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ6_SLAVE_DELAY_0__REG DENALI_PHY_108
+#define LPDDR4__PHY_CLK_WRDQ6_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ6_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ7_SLAVE_DELAY_0_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ7_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ7_SLAVE_DELAY_0_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ7_SLAVE_DELAY_0__REG DENALI_PHY_108
+#define LPDDR4__PHY_CLK_WRDQ7_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_108__PHY_CLK_WRDQ7_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_109_READ_MASK                             0x03FF07FFU
+#define LPDDR4__DENALI_PHY_109_WRITE_MASK                            0x03FF07FFU
+#define LPDDR4__DENALI_PHY_109__PHY_CLK_WRDM_SLAVE_DELAY_0_MASK      0x000007FFU
+#define LPDDR4__DENALI_PHY_109__PHY_CLK_WRDM_SLAVE_DELAY_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_109__PHY_CLK_WRDM_SLAVE_DELAY_0_WIDTH             11U
+#define LPDDR4__PHY_CLK_WRDM_SLAVE_DELAY_0__REG DENALI_PHY_109
+#define LPDDR4__PHY_CLK_WRDM_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_109__PHY_CLK_WRDM_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_109__PHY_CLK_WRDQS_SLAVE_DELAY_0_MASK     0x03FF0000U
+#define LPDDR4__DENALI_PHY_109__PHY_CLK_WRDQS_SLAVE_DELAY_0_SHIFT            16U
+#define LPDDR4__DENALI_PHY_109__PHY_CLK_WRDQS_SLAVE_DELAY_0_WIDTH            10U
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_0__REG DENALI_PHY_109
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_109__PHY_CLK_WRDQS_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_110_READ_MASK                             0x0003FF03U
+#define LPDDR4__DENALI_PHY_110_WRITE_MASK                            0x0003FF03U
+#define LPDDR4__DENALI_PHY_110__PHY_WRLVL_THRESHOLD_ADJUST_0_MASK    0x00000003U
+#define LPDDR4__DENALI_PHY_110__PHY_WRLVL_THRESHOLD_ADJUST_0_SHIFT            0U
+#define LPDDR4__DENALI_PHY_110__PHY_WRLVL_THRESHOLD_ADJUST_0_WIDTH            2U
+#define LPDDR4__PHY_WRLVL_THRESHOLD_ADJUST_0__REG DENALI_PHY_110
+#define LPDDR4__PHY_WRLVL_THRESHOLD_ADJUST_0__FLD LPDDR4__DENALI_PHY_110__PHY_WRLVL_THRESHOLD_ADJUST_0
+
+#define LPDDR4__DENALI_PHY_110__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_MASK 0x0003FF00U
+#define LPDDR4__DENALI_PHY_110__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_SHIFT        8U
+#define LPDDR4__DENALI_PHY_110__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0__REG DENALI_PHY_110
+#define LPDDR4__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_110__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_111_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_111_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0__REG DENALI_PHY_111
+#define LPDDR4__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0__REG DENALI_PHY_111
+#define LPDDR4__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_111__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_112_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_112_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0__REG DENALI_PHY_112
+#define LPDDR4__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0__REG DENALI_PHY_112
+#define LPDDR4__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_112__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_113_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_113_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0__REG DENALI_PHY_113
+#define LPDDR4__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0__REG DENALI_PHY_113
+#define LPDDR4__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_113__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_114_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_114_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0__REG DENALI_PHY_114
+#define LPDDR4__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0__REG DENALI_PHY_114
+#define LPDDR4__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_114__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_115_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_115_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0__REG DENALI_PHY_115
+#define LPDDR4__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0__REG DENALI_PHY_115
+#define LPDDR4__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_115__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_116_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_116_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0__REG DENALI_PHY_116
+#define LPDDR4__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0__REG DENALI_PHY_116
+#define LPDDR4__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_116__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_117_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_117_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0__REG DENALI_PHY_117
+#define LPDDR4__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0__REG DENALI_PHY_117
+#define LPDDR4__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_117__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_118_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_118_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_118__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_118__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_118__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0__REG DENALI_PHY_118
+#define LPDDR4__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_118__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_118__PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_118__PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_SHIFT        16U
+#define LPDDR4__DENALI_PHY_118__PHY_RDDQS_DM_RISE_SLAVE_DELAY_0_WIDTH        10U
+#define LPDDR4__PHY_RDDQS_DM_RISE_SLAVE_DELAY_0__REG DENALI_PHY_118
+#define LPDDR4__PHY_RDDQS_DM_RISE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_118__PHY_RDDQS_DM_RISE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_119_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_119_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_119__PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_119__PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_119__PHY_RDDQS_DM_FALL_SLAVE_DELAY_0_WIDTH        10U
+#define LPDDR4__PHY_RDDQS_DM_FALL_SLAVE_DELAY_0__REG DENALI_PHY_119
+#define LPDDR4__PHY_RDDQS_DM_FALL_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_119__PHY_RDDQS_DM_FALL_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_119__PHY_RDDQS_GATE_SLAVE_DELAY_0_MASK    0x03FF0000U
+#define LPDDR4__DENALI_PHY_119__PHY_RDDQS_GATE_SLAVE_DELAY_0_SHIFT           16U
+#define LPDDR4__DENALI_PHY_119__PHY_RDDQS_GATE_SLAVE_DELAY_0_WIDTH           10U
+#define LPDDR4__PHY_RDDQS_GATE_SLAVE_DELAY_0__REG DENALI_PHY_119
+#define LPDDR4__PHY_RDDQS_GATE_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_119__PHY_RDDQS_GATE_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_120_READ_MASK                             0x03FF070FU
+#define LPDDR4__DENALI_PHY_120_WRITE_MASK                            0x03FF070FU
+#define LPDDR4__DENALI_PHY_120__PHY_RDDQS_LATENCY_ADJUST_0_MASK      0x0000000FU
+#define LPDDR4__DENALI_PHY_120__PHY_RDDQS_LATENCY_ADJUST_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_120__PHY_RDDQS_LATENCY_ADJUST_0_WIDTH              4U
+#define LPDDR4__PHY_RDDQS_LATENCY_ADJUST_0__REG DENALI_PHY_120
+#define LPDDR4__PHY_RDDQS_LATENCY_ADJUST_0__FLD LPDDR4__DENALI_PHY_120__PHY_RDDQS_LATENCY_ADJUST_0
+
+#define LPDDR4__DENALI_PHY_120__PHY_WRITE_PATH_LAT_ADD_0_MASK        0x00000700U
+#define LPDDR4__DENALI_PHY_120__PHY_WRITE_PATH_LAT_ADD_0_SHIFT                8U
+#define LPDDR4__DENALI_PHY_120__PHY_WRITE_PATH_LAT_ADD_0_WIDTH                3U
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_0__REG DENALI_PHY_120
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_0__FLD LPDDR4__DENALI_PHY_120__PHY_WRITE_PATH_LAT_ADD_0
+
+#define LPDDR4__DENALI_PHY_120__PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_120__PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_SHIFT      16U
+#define LPDDR4__DENALI_PHY_120__PHY_WRLVL_DELAY_EARLY_THRESHOLD_0_WIDTH      10U
+#define LPDDR4__PHY_WRLVL_DELAY_EARLY_THRESHOLD_0__REG DENALI_PHY_120
+#define LPDDR4__PHY_WRLVL_DELAY_EARLY_THRESHOLD_0__FLD LPDDR4__DENALI_PHY_120__PHY_WRLVL_DELAY_EARLY_THRESHOLD_0
+
+#define LPDDR4__DENALI_PHY_121_READ_MASK                             0x000103FFU
+#define LPDDR4__DENALI_PHY_121_WRITE_MASK                            0x000103FFU
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_SHIFT      0U
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0_WIDTH     10U
+#define LPDDR4__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0__REG DENALI_PHY_121
+#define LPDDR4__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0__FLD LPDDR4__DENALI_PHY_121__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0
+
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_EARLY_FORCE_ZERO_0_MASK    0x00010000U
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_EARLY_FORCE_ZERO_0_SHIFT           16U
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_EARLY_FORCE_ZERO_0_WIDTH            1U
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_EARLY_FORCE_ZERO_0_WOCLR            0U
+#define LPDDR4__DENALI_PHY_121__PHY_WRLVL_EARLY_FORCE_ZERO_0_WOSET            0U
+#define LPDDR4__PHY_WRLVL_EARLY_FORCE_ZERO_0__REG DENALI_PHY_121
+#define LPDDR4__PHY_WRLVL_EARLY_FORCE_ZERO_0__FLD LPDDR4__DENALI_PHY_121__PHY_WRLVL_EARLY_FORCE_ZERO_0
+
+#define LPDDR4__DENALI_PHY_122_READ_MASK                             0x000F03FFU
+#define LPDDR4__DENALI_PHY_122_WRITE_MASK                            0x000F03FFU
+#define LPDDR4__DENALI_PHY_122__PHY_GTLVL_RDDQS_SLV_DLY_START_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_122__PHY_GTLVL_RDDQS_SLV_DLY_START_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_122__PHY_GTLVL_RDDQS_SLV_DLY_START_0_WIDTH        10U
+#define LPDDR4__PHY_GTLVL_RDDQS_SLV_DLY_START_0__REG DENALI_PHY_122
+#define LPDDR4__PHY_GTLVL_RDDQS_SLV_DLY_START_0__FLD LPDDR4__DENALI_PHY_122__PHY_GTLVL_RDDQS_SLV_DLY_START_0
+
+#define LPDDR4__DENALI_PHY_122__PHY_GTLVL_LAT_ADJ_START_0_MASK       0x000F0000U
+#define LPDDR4__DENALI_PHY_122__PHY_GTLVL_LAT_ADJ_START_0_SHIFT              16U
+#define LPDDR4__DENALI_PHY_122__PHY_GTLVL_LAT_ADJ_START_0_WIDTH               4U
+#define LPDDR4__PHY_GTLVL_LAT_ADJ_START_0__REG DENALI_PHY_122
+#define LPDDR4__PHY_GTLVL_LAT_ADJ_START_0__FLD LPDDR4__DENALI_PHY_122__PHY_GTLVL_LAT_ADJ_START_0
+
+#define LPDDR4__DENALI_PHY_123_READ_MASK                             0x010F07FFU
+#define LPDDR4__DENALI_PHY_123_WRITE_MASK                            0x010F07FFU
+#define LPDDR4__DENALI_PHY_123__PHY_WDQLVL_DQDM_SLV_DLY_START_0_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_123__PHY_WDQLVL_DQDM_SLV_DLY_START_0_SHIFT         0U
+#define LPDDR4__DENALI_PHY_123__PHY_WDQLVL_DQDM_SLV_DLY_START_0_WIDTH        11U
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_START_0__REG DENALI_PHY_123
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_START_0__FLD LPDDR4__DENALI_PHY_123__PHY_WDQLVL_DQDM_SLV_DLY_START_0
+
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_WRLAT_START_0_MASK           0x000F0000U
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_WRLAT_START_0_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_WRLAT_START_0_WIDTH                   4U
+#define LPDDR4__PHY_NTP_WRLAT_START_0__REG DENALI_PHY_123
+#define LPDDR4__PHY_NTP_WRLAT_START_0__FLD LPDDR4__DENALI_PHY_123__PHY_NTP_WRLAT_START_0
+
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_PASS_0_MASK                  0x01000000U
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_PASS_0_SHIFT                         24U
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_PASS_0_WIDTH                          1U
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_PASS_0_WOCLR                          0U
+#define LPDDR4__DENALI_PHY_123__PHY_NTP_PASS_0_WOSET                          0U
+#define LPDDR4__PHY_NTP_PASS_0__REG DENALI_PHY_123
+#define LPDDR4__PHY_NTP_PASS_0__FLD LPDDR4__DENALI_PHY_123__PHY_NTP_PASS_0
+
+#define LPDDR4__DENALI_PHY_124_READ_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PHY_124_WRITE_MASK                            0x000003FFU
+#define LPDDR4__DENALI_PHY_124__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_124__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_SHIFT      0U
+#define LPDDR4__DENALI_PHY_124__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0_WIDTH     10U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0__REG DENALI_PHY_124
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0__FLD LPDDR4__DENALI_PHY_124__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0
+
+#define LPDDR4__DENALI_PHY_125_READ_MASK                             0x003FFFFFU
+#define LPDDR4__DENALI_PHY_125_WRITE_MASK                            0x003FFFFFU
+#define LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_BOOSTPN_SETTING_0_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_BOOSTPN_SETTING_0_SHIFT        0U
+#define LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_BOOSTPN_SETTING_0_WIDTH       16U
+#define LPDDR4__PHY_DSLICE_PAD_BOOSTPN_SETTING_0__REG DENALI_PHY_125
+#define LPDDR4__PHY_DSLICE_PAD_BOOSTPN_SETTING_0__FLD LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_BOOSTPN_SETTING_0
+
+#define LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_RX_CTLE_SETTING_0_MASK 0x003F0000U
+#define LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_RX_CTLE_SETTING_0_SHIFT       16U
+#define LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_RX_CTLE_SETTING_0_WIDTH        6U
+#define LPDDR4__PHY_DSLICE_PAD_RX_CTLE_SETTING_0__REG DENALI_PHY_125
+#define LPDDR4__PHY_DSLICE_PAD_RX_CTLE_SETTING_0__FLD LPDDR4__DENALI_PHY_125__PHY_DSLICE_PAD_RX_CTLE_SETTING_0
+
+#endif /* REG_LPDDR4_DATA_SLICE_0_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_data_slice_1_macros.h b/drivers/ddr/k3/am64/lpddr4_data_slice_1_macros.h
new file mode 100644
index 0000000000..bf919afeea
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_data_slice_1_macros.h
@@ -0,0 +1,2036 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_DATA_SLICE_1_MACROS_H_
+#define REG_LPDDR4_DATA_SLICE_1_MACROS_H_
+
+#define LPDDR4__DENALI_PHY_256_READ_MASK                             0x07FF7F07U
+#define LPDDR4__DENALI_PHY_256_WRITE_MASK                            0x07FF7F07U
+#define LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1_MASK  0x00000007U
+#define LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1_SHIFT          0U
+#define LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1_WIDTH          3U
+#define LPDDR4__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1__REG DENALI_PHY_256
+#define LPDDR4__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1__FLD LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1
+
+#define LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1_MASK 0x00007F00U
+#define LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1_SHIFT        8U
+#define LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1_WIDTH        7U
+#define LPDDR4__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1__REG DENALI_PHY_256
+#define LPDDR4__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1__FLD LPDDR4__DENALI_PHY_256__PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1
+
+#define LPDDR4__DENALI_PHY_256__PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_MASK 0x07FF0000U
+#define LPDDR4__DENALI_PHY_256__PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_SHIFT        16U
+#define LPDDR4__DENALI_PHY_256__PHY_CLK_WR_BYPASS_SLAVE_DELAY_1_WIDTH        11U
+#define LPDDR4__PHY_CLK_WR_BYPASS_SLAVE_DELAY_1__REG DENALI_PHY_256
+#define LPDDR4__PHY_CLK_WR_BYPASS_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_256__PHY_CLK_WR_BYPASS_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_257_READ_MASK                             0x0703FF0FU
+#define LPDDR4__DENALI_PHY_257_WRITE_MASK                            0x0703FF0FU
+#define LPDDR4__DENALI_PHY_257__PHY_IO_PAD_DELAY_TIMING_BYPASS_1_MASK 0x0000000FU
+#define LPDDR4__DENALI_PHY_257__PHY_IO_PAD_DELAY_TIMING_BYPASS_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_257__PHY_IO_PAD_DELAY_TIMING_BYPASS_1_WIDTH        4U
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_BYPASS_1__REG DENALI_PHY_257
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_BYPASS_1__FLD LPDDR4__DENALI_PHY_257__PHY_IO_PAD_DELAY_TIMING_BYPASS_1
+
+#define LPDDR4__DENALI_PHY_257__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1_MASK 0x0003FF00U
+#define LPDDR4__DENALI_PHY_257__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1_SHIFT      8U
+#define LPDDR4__DENALI_PHY_257__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1_WIDTH     10U
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1__REG DENALI_PHY_257
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1__FLD LPDDR4__DENALI_PHY_257__PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1
+
+#define LPDDR4__DENALI_PHY_257__PHY_WRITE_PATH_LAT_ADD_BYPASS_1_MASK 0x07000000U
+#define LPDDR4__DENALI_PHY_257__PHY_WRITE_PATH_LAT_ADD_BYPASS_1_SHIFT        24U
+#define LPDDR4__DENALI_PHY_257__PHY_WRITE_PATH_LAT_ADD_BYPASS_1_WIDTH         3U
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_BYPASS_1__REG DENALI_PHY_257
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_BYPASS_1__FLD LPDDR4__DENALI_PHY_257__PHY_WRITE_PATH_LAT_ADD_BYPASS_1
+
+#define LPDDR4__DENALI_PHY_258_READ_MASK                             0x010303FFU
+#define LPDDR4__DENALI_PHY_258_WRITE_MASK                            0x010303FFU
+#define LPDDR4__DENALI_PHY_258__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_258__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1_SHIFT     0U
+#define LPDDR4__DENALI_PHY_258__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1_WIDTH    10U
+#define LPDDR4__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1__REG DENALI_PHY_258
+#define LPDDR4__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_258__PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_258__PHY_BYPASS_TWO_CYC_PREAMBLE_1_MASK   0x00030000U
+#define LPDDR4__DENALI_PHY_258__PHY_BYPASS_TWO_CYC_PREAMBLE_1_SHIFT          16U
+#define LPDDR4__DENALI_PHY_258__PHY_BYPASS_TWO_CYC_PREAMBLE_1_WIDTH           2U
+#define LPDDR4__PHY_BYPASS_TWO_CYC_PREAMBLE_1__REG DENALI_PHY_258
+#define LPDDR4__PHY_BYPASS_TWO_CYC_PREAMBLE_1__FLD LPDDR4__DENALI_PHY_258__PHY_BYPASS_TWO_CYC_PREAMBLE_1
+
+#define LPDDR4__DENALI_PHY_258__PHY_CLK_BYPASS_OVERRIDE_1_MASK       0x01000000U
+#define LPDDR4__DENALI_PHY_258__PHY_CLK_BYPASS_OVERRIDE_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_258__PHY_CLK_BYPASS_OVERRIDE_1_WIDTH               1U
+#define LPDDR4__DENALI_PHY_258__PHY_CLK_BYPASS_OVERRIDE_1_WOCLR               0U
+#define LPDDR4__DENALI_PHY_258__PHY_CLK_BYPASS_OVERRIDE_1_WOSET               0U
+#define LPDDR4__PHY_CLK_BYPASS_OVERRIDE_1__REG DENALI_PHY_258
+#define LPDDR4__PHY_CLK_BYPASS_OVERRIDE_1__FLD LPDDR4__DENALI_PHY_258__PHY_CLK_BYPASS_OVERRIDE_1
+
+#define LPDDR4__DENALI_PHY_259_READ_MASK                             0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_259_WRITE_MASK                            0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ0_SHIFT_1_MASK            0x0000003FU
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ0_SHIFT_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ0_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ0_SHIFT_1__REG DENALI_PHY_259
+#define LPDDR4__PHY_SW_WRDQ0_SHIFT_1__FLD LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ0_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ1_SHIFT_1_MASK            0x00003F00U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ1_SHIFT_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ1_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ1_SHIFT_1__REG DENALI_PHY_259
+#define LPDDR4__PHY_SW_WRDQ1_SHIFT_1__FLD LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ1_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ2_SHIFT_1_MASK            0x003F0000U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ2_SHIFT_1_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ2_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ2_SHIFT_1__REG DENALI_PHY_259
+#define LPDDR4__PHY_SW_WRDQ2_SHIFT_1__FLD LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ2_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ3_SHIFT_1_MASK            0x3F000000U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ3_SHIFT_1_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ3_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ3_SHIFT_1__REG DENALI_PHY_259
+#define LPDDR4__PHY_SW_WRDQ3_SHIFT_1__FLD LPDDR4__DENALI_PHY_259__PHY_SW_WRDQ3_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_260_READ_MASK                             0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_260_WRITE_MASK                            0x3F3F3F3FU
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ4_SHIFT_1_MASK            0x0000003FU
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ4_SHIFT_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ4_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ4_SHIFT_1__REG DENALI_PHY_260
+#define LPDDR4__PHY_SW_WRDQ4_SHIFT_1__FLD LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ4_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ5_SHIFT_1_MASK            0x00003F00U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ5_SHIFT_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ5_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ5_SHIFT_1__REG DENALI_PHY_260
+#define LPDDR4__PHY_SW_WRDQ5_SHIFT_1__FLD LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ5_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ6_SHIFT_1_MASK            0x003F0000U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ6_SHIFT_1_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ6_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ6_SHIFT_1__REG DENALI_PHY_260
+#define LPDDR4__PHY_SW_WRDQ6_SHIFT_1__FLD LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ6_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ7_SHIFT_1_MASK            0x3F000000U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ7_SHIFT_1_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ7_SHIFT_1_WIDTH                    6U
+#define LPDDR4__PHY_SW_WRDQ7_SHIFT_1__REG DENALI_PHY_260
+#define LPDDR4__PHY_SW_WRDQ7_SHIFT_1__FLD LPDDR4__DENALI_PHY_260__PHY_SW_WRDQ7_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_261_READ_MASK                             0x1F030F3FU
+#define LPDDR4__DENALI_PHY_261_WRITE_MASK                            0x1F030F3FU
+#define LPDDR4__DENALI_PHY_261__PHY_SW_WRDM_SHIFT_1_MASK             0x0000003FU
+#define LPDDR4__DENALI_PHY_261__PHY_SW_WRDM_SHIFT_1_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_261__PHY_SW_WRDM_SHIFT_1_WIDTH                     6U
+#define LPDDR4__PHY_SW_WRDM_SHIFT_1__REG DENALI_PHY_261
+#define LPDDR4__PHY_SW_WRDM_SHIFT_1__FLD LPDDR4__DENALI_PHY_261__PHY_SW_WRDM_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_261__PHY_SW_WRDQS_SHIFT_1_MASK            0x00000F00U
+#define LPDDR4__DENALI_PHY_261__PHY_SW_WRDQS_SHIFT_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_261__PHY_SW_WRDQS_SHIFT_1_WIDTH                    4U
+#define LPDDR4__PHY_SW_WRDQS_SHIFT_1__REG DENALI_PHY_261
+#define LPDDR4__PHY_SW_WRDQS_SHIFT_1__FLD LPDDR4__DENALI_PHY_261__PHY_SW_WRDQS_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1_MASK 0x00030000U
+#define LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1_SHIFT        16U
+#define LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1_WIDTH         2U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1__REG DENALI_PHY_261
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1__FLD LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1
+
+#define LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_DLY_1_MASK    0x1F000000U
+#define LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_DLY_1_SHIFT           24U
+#define LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_DLY_1_WIDTH            5U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_DLY_1__REG DENALI_PHY_261
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_DLY_1__FLD LPDDR4__DENALI_PHY_261__PHY_LP4_BOOT_RDDATA_EN_DLY_1
+
+#define LPDDR4__DENALI_PHY_262_READ_MASK                             0x030F0F1FU
+#define LPDDR4__DENALI_PHY_262_WRITE_MASK                            0x030F0F1FU
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1_MASK 0x0000001FU
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1_SHIFT       0U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1_WIDTH       5U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1__REG DENALI_PHY_262
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1__FLD LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1
+
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RPTR_UPDATE_1_MASK      0x00000F00U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RPTR_UPDATE_1_SHIFT              8U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RPTR_UPDATE_1_WIDTH              4U
+#define LPDDR4__PHY_LP4_BOOT_RPTR_UPDATE_1__REG DENALI_PHY_262
+#define LPDDR4__PHY_LP4_BOOT_RPTR_UPDATE_1__FLD LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RPTR_UPDATE_1
+
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1_MASK 0x000F0000U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1_SHIFT    16U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1_WIDTH     4U
+#define LPDDR4__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1__REG DENALI_PHY_262
+#define LPDDR4__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1__FLD LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1
+
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1_MASK 0x03000000U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1_SHIFT     24U
+#define LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1_WIDTH      2U
+#define LPDDR4__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1__REG DENALI_PHY_262
+#define LPDDR4__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1__FLD LPDDR4__DENALI_PHY_262__PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_263_READ_MASK                             0x01FF031FU
+#define LPDDR4__DENALI_PHY_263_WRITE_MASK                            0x01FF031FU
+#define LPDDR4__DENALI_PHY_263__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1_MASK 0x0000001FU
+#define LPDDR4__DENALI_PHY_263__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_263__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1_WIDTH         5U
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1__REG DENALI_PHY_263
+#define LPDDR4__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1__FLD LPDDR4__DENALI_PHY_263__PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1
+
+#define LPDDR4__DENALI_PHY_263__PHY_CTRL_LPBK_EN_1_MASK              0x00000300U
+#define LPDDR4__DENALI_PHY_263__PHY_CTRL_LPBK_EN_1_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_263__PHY_CTRL_LPBK_EN_1_WIDTH                      2U
+#define LPDDR4__PHY_CTRL_LPBK_EN_1__REG DENALI_PHY_263
+#define LPDDR4__PHY_CTRL_LPBK_EN_1__FLD LPDDR4__DENALI_PHY_263__PHY_CTRL_LPBK_EN_1
+
+#define LPDDR4__DENALI_PHY_263__PHY_LPBK_CONTROL_1_MASK              0x01FF0000U
+#define LPDDR4__DENALI_PHY_263__PHY_LPBK_CONTROL_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_263__PHY_LPBK_CONTROL_1_WIDTH                      9U
+#define LPDDR4__PHY_LPBK_CONTROL_1__REG DENALI_PHY_263
+#define LPDDR4__PHY_LPBK_CONTROL_1__FLD LPDDR4__DENALI_PHY_263__PHY_LPBK_CONTROL_1
+
+#define LPDDR4__DENALI_PHY_264_READ_MASK                             0x00000101U
+#define LPDDR4__DENALI_PHY_264_WRITE_MASK                            0x00000101U
+#define LPDDR4__DENALI_PHY_264__PHY_LPBK_DFX_TIMEOUT_EN_1_MASK       0x00000001U
+#define LPDDR4__DENALI_PHY_264__PHY_LPBK_DFX_TIMEOUT_EN_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_264__PHY_LPBK_DFX_TIMEOUT_EN_1_WIDTH               1U
+#define LPDDR4__DENALI_PHY_264__PHY_LPBK_DFX_TIMEOUT_EN_1_WOCLR               0U
+#define LPDDR4__DENALI_PHY_264__PHY_LPBK_DFX_TIMEOUT_EN_1_WOSET               0U
+#define LPDDR4__PHY_LPBK_DFX_TIMEOUT_EN_1__REG DENALI_PHY_264
+#define LPDDR4__PHY_LPBK_DFX_TIMEOUT_EN_1__FLD LPDDR4__DENALI_PHY_264__PHY_LPBK_DFX_TIMEOUT_EN_1
+
+#define LPDDR4__DENALI_PHY_264__PHY_GATE_DELAY_COMP_DISABLE_1_MASK   0x00000100U
+#define LPDDR4__DENALI_PHY_264__PHY_GATE_DELAY_COMP_DISABLE_1_SHIFT           8U
+#define LPDDR4__DENALI_PHY_264__PHY_GATE_DELAY_COMP_DISABLE_1_WIDTH           1U
+#define LPDDR4__DENALI_PHY_264__PHY_GATE_DELAY_COMP_DISABLE_1_WOCLR           0U
+#define LPDDR4__DENALI_PHY_264__PHY_GATE_DELAY_COMP_DISABLE_1_WOSET           0U
+#define LPDDR4__PHY_GATE_DELAY_COMP_DISABLE_1__REG DENALI_PHY_264
+#define LPDDR4__PHY_GATE_DELAY_COMP_DISABLE_1__FLD LPDDR4__DENALI_PHY_264__PHY_GATE_DELAY_COMP_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_265_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_265_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_265__PHY_AUTO_TIMING_MARGIN_CONTROL_1_MASK 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_265__PHY_AUTO_TIMING_MARGIN_CONTROL_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_265__PHY_AUTO_TIMING_MARGIN_CONTROL_1_WIDTH       32U
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_CONTROL_1__REG DENALI_PHY_265
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_CONTROL_1__FLD LPDDR4__DENALI_PHY_265__PHY_AUTO_TIMING_MARGIN_CONTROL_1
+
+#define LPDDR4__DENALI_PHY_266_READ_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_266_WRITE_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_266__PHY_AUTO_TIMING_MARGIN_OBS_1_MASK    0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_266__PHY_AUTO_TIMING_MARGIN_OBS_1_SHIFT            0U
+#define LPDDR4__DENALI_PHY_266__PHY_AUTO_TIMING_MARGIN_OBS_1_WIDTH           28U
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_OBS_1__REG DENALI_PHY_266
+#define LPDDR4__PHY_AUTO_TIMING_MARGIN_OBS_1__FLD LPDDR4__DENALI_PHY_266__PHY_AUTO_TIMING_MARGIN_OBS_1
+
+#define LPDDR4__DENALI_PHY_267_READ_MASK                             0x7F0101FFU
+#define LPDDR4__DENALI_PHY_267_WRITE_MASK                            0x7F0101FFU
+#define LPDDR4__DENALI_PHY_267__PHY_DQ_IDLE_1_MASK                   0x000001FFU
+#define LPDDR4__DENALI_PHY_267__PHY_DQ_IDLE_1_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_267__PHY_DQ_IDLE_1_WIDTH                           9U
+#define LPDDR4__PHY_DQ_IDLE_1__REG DENALI_PHY_267
+#define LPDDR4__PHY_DQ_IDLE_1__FLD LPDDR4__DENALI_PHY_267__PHY_DQ_IDLE_1
+
+#define LPDDR4__DENALI_PHY_267__PHY_PDA_MODE_EN_1_MASK               0x00010000U
+#define LPDDR4__DENALI_PHY_267__PHY_PDA_MODE_EN_1_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_267__PHY_PDA_MODE_EN_1_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_267__PHY_PDA_MODE_EN_1_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_267__PHY_PDA_MODE_EN_1_WOSET                       0U
+#define LPDDR4__PHY_PDA_MODE_EN_1__REG DENALI_PHY_267
+#define LPDDR4__PHY_PDA_MODE_EN_1__FLD LPDDR4__DENALI_PHY_267__PHY_PDA_MODE_EN_1
+
+#define LPDDR4__DENALI_PHY_267__PHY_PRBS_PATTERN_START_1_MASK        0x7F000000U
+#define LPDDR4__DENALI_PHY_267__PHY_PRBS_PATTERN_START_1_SHIFT               24U
+#define LPDDR4__DENALI_PHY_267__PHY_PRBS_PATTERN_START_1_WIDTH                7U
+#define LPDDR4__PHY_PRBS_PATTERN_START_1__REG DENALI_PHY_267
+#define LPDDR4__PHY_PRBS_PATTERN_START_1__FLD LPDDR4__DENALI_PHY_267__PHY_PRBS_PATTERN_START_1
+
+#define LPDDR4__DENALI_PHY_268_READ_MASK                             0x010101FFU
+#define LPDDR4__DENALI_PHY_268_WRITE_MASK                            0x010101FFU
+#define LPDDR4__DENALI_PHY_268__PHY_PRBS_PATTERN_MASK_1_MASK         0x000001FFU
+#define LPDDR4__DENALI_PHY_268__PHY_PRBS_PATTERN_MASK_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_268__PHY_PRBS_PATTERN_MASK_1_WIDTH                 9U
+#define LPDDR4__PHY_PRBS_PATTERN_MASK_1__REG DENALI_PHY_268
+#define LPDDR4__PHY_PRBS_PATTERN_MASK_1__FLD LPDDR4__DENALI_PHY_268__PHY_PRBS_PATTERN_MASK_1
+
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_ENABLE_1_MASK   0x00010000U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_ENABLE_1_SHIFT          16U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_ENABLE_1_WIDTH           1U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_ENABLE_1_WOCLR           0U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_ENABLE_1_WOSET           0U
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_ENABLE_1__REG DENALI_PHY_268
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_ENABLE_1__FLD LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_ENABLE_1
+
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_MASK 0x01000000U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_SHIFT     24U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_WIDTH      1U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_WOCLR      0U
+#define LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1_WOSET      0U
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1__REG DENALI_PHY_268
+#define LPDDR4__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1__FLD LPDDR4__DENALI_PHY_268__PHY_RDLVL_MULTI_PATT_RST_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_269_READ_MASK                             0x03FF7F3FU
+#define LPDDR4__DENALI_PHY_269_WRITE_MASK                            0x03FF7F3FU
+#define LPDDR4__DENALI_PHY_269__PHY_VREF_INITIAL_STEPSIZE_1_MASK     0x0000003FU
+#define LPDDR4__DENALI_PHY_269__PHY_VREF_INITIAL_STEPSIZE_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_269__PHY_VREF_INITIAL_STEPSIZE_1_WIDTH             6U
+#define LPDDR4__PHY_VREF_INITIAL_STEPSIZE_1__REG DENALI_PHY_269
+#define LPDDR4__PHY_VREF_INITIAL_STEPSIZE_1__FLD LPDDR4__DENALI_PHY_269__PHY_VREF_INITIAL_STEPSIZE_1
+
+#define LPDDR4__DENALI_PHY_269__PHY_VREF_TRAIN_OBS_1_MASK            0x00007F00U
+#define LPDDR4__DENALI_PHY_269__PHY_VREF_TRAIN_OBS_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_269__PHY_VREF_TRAIN_OBS_1_WIDTH                    7U
+#define LPDDR4__PHY_VREF_TRAIN_OBS_1__REG DENALI_PHY_269
+#define LPDDR4__PHY_VREF_TRAIN_OBS_1__FLD LPDDR4__DENALI_PHY_269__PHY_VREF_TRAIN_OBS_1
+
+#define LPDDR4__DENALI_PHY_269__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_269__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_SHIFT      16U
+#define LPDDR4__DENALI_PHY_269__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1_WIDTH      10U
+#define LPDDR4__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1__REG DENALI_PHY_269
+#define LPDDR4__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_269__PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_270_READ_MASK                             0x01FF000FU
+#define LPDDR4__DENALI_PHY_270_WRITE_MASK                            0x01FF000FU
+#define LPDDR4__DENALI_PHY_270__PHY_GATE_ERROR_DELAY_SELECT_1_MASK   0x0000000FU
+#define LPDDR4__DENALI_PHY_270__PHY_GATE_ERROR_DELAY_SELECT_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_270__PHY_GATE_ERROR_DELAY_SELECT_1_WIDTH           4U
+#define LPDDR4__PHY_GATE_ERROR_DELAY_SELECT_1__REG DENALI_PHY_270
+#define LPDDR4__PHY_GATE_ERROR_DELAY_SELECT_1__FLD LPDDR4__DENALI_PHY_270__PHY_GATE_ERROR_DELAY_SELECT_1
+
+#define LPDDR4__DENALI_PHY_270__SC_PHY_SNAP_OBS_REGS_1_MASK          0x00000100U
+#define LPDDR4__DENALI_PHY_270__SC_PHY_SNAP_OBS_REGS_1_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_270__SC_PHY_SNAP_OBS_REGS_1_WIDTH                  1U
+#define LPDDR4__DENALI_PHY_270__SC_PHY_SNAP_OBS_REGS_1_WOCLR                  0U
+#define LPDDR4__DENALI_PHY_270__SC_PHY_SNAP_OBS_REGS_1_WOSET                  0U
+#define LPDDR4__SC_PHY_SNAP_OBS_REGS_1__REG DENALI_PHY_270
+#define LPDDR4__SC_PHY_SNAP_OBS_REGS_1__FLD LPDDR4__DENALI_PHY_270__SC_PHY_SNAP_OBS_REGS_1
+
+#define LPDDR4__DENALI_PHY_270__PHY_GATE_SMPL1_SLAVE_DELAY_1_MASK    0x01FF0000U
+#define LPDDR4__DENALI_PHY_270__PHY_GATE_SMPL1_SLAVE_DELAY_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_270__PHY_GATE_SMPL1_SLAVE_DELAY_1_WIDTH            9U
+#define LPDDR4__PHY_GATE_SMPL1_SLAVE_DELAY_1__REG DENALI_PHY_270
+#define LPDDR4__PHY_GATE_SMPL1_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_270__PHY_GATE_SMPL1_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_271_READ_MASK                             0x01FF0701U
+#define LPDDR4__DENALI_PHY_271_WRITE_MASK                            0x01FF0701U
+#define LPDDR4__DENALI_PHY_271__PHY_LPDDR_1_MASK                     0x00000001U
+#define LPDDR4__DENALI_PHY_271__PHY_LPDDR_1_SHIFT                             0U
+#define LPDDR4__DENALI_PHY_271__PHY_LPDDR_1_WIDTH                             1U
+#define LPDDR4__DENALI_PHY_271__PHY_LPDDR_1_WOCLR                             0U
+#define LPDDR4__DENALI_PHY_271__PHY_LPDDR_1_WOSET                             0U
+#define LPDDR4__PHY_LPDDR_1__REG DENALI_PHY_271
+#define LPDDR4__PHY_LPDDR_1__FLD LPDDR4__DENALI_PHY_271__PHY_LPDDR_1
+
+#define LPDDR4__DENALI_PHY_271__PHY_MEM_CLASS_1_MASK                 0x00000700U
+#define LPDDR4__DENALI_PHY_271__PHY_MEM_CLASS_1_SHIFT                         8U
+#define LPDDR4__DENALI_PHY_271__PHY_MEM_CLASS_1_WIDTH                         3U
+#define LPDDR4__PHY_MEM_CLASS_1__REG DENALI_PHY_271
+#define LPDDR4__PHY_MEM_CLASS_1__FLD LPDDR4__DENALI_PHY_271__PHY_MEM_CLASS_1
+
+#define LPDDR4__DENALI_PHY_271__PHY_GATE_SMPL2_SLAVE_DELAY_1_MASK    0x01FF0000U
+#define LPDDR4__DENALI_PHY_271__PHY_GATE_SMPL2_SLAVE_DELAY_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_271__PHY_GATE_SMPL2_SLAVE_DELAY_1_WIDTH            9U
+#define LPDDR4__PHY_GATE_SMPL2_SLAVE_DELAY_1__REG DENALI_PHY_271
+#define LPDDR4__PHY_GATE_SMPL2_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_271__PHY_GATE_SMPL2_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_272_READ_MASK                             0x00000003U
+#define LPDDR4__DENALI_PHY_272_WRITE_MASK                            0x00000003U
+#define LPDDR4__DENALI_PHY_272__ON_FLY_GATE_ADJUST_EN_1_MASK         0x00000003U
+#define LPDDR4__DENALI_PHY_272__ON_FLY_GATE_ADJUST_EN_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_272__ON_FLY_GATE_ADJUST_EN_1_WIDTH                 2U
+#define LPDDR4__ON_FLY_GATE_ADJUST_EN_1__REG DENALI_PHY_272
+#define LPDDR4__ON_FLY_GATE_ADJUST_EN_1__FLD LPDDR4__DENALI_PHY_272__ON_FLY_GATE_ADJUST_EN_1
+
+#define LPDDR4__DENALI_PHY_273_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_273_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_273__PHY_GATE_TRACKING_OBS_1_MASK         0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_273__PHY_GATE_TRACKING_OBS_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_273__PHY_GATE_TRACKING_OBS_1_WIDTH                32U
+#define LPDDR4__PHY_GATE_TRACKING_OBS_1__REG DENALI_PHY_273
+#define LPDDR4__PHY_GATE_TRACKING_OBS_1__FLD LPDDR4__DENALI_PHY_273__PHY_GATE_TRACKING_OBS_1
+
+#define LPDDR4__DENALI_PHY_274_READ_MASK                             0x00000003U
+#define LPDDR4__DENALI_PHY_274_WRITE_MASK                            0x00000003U
+#define LPDDR4__DENALI_PHY_274__PHY_LP4_PST_AMBLE_1_MASK             0x00000003U
+#define LPDDR4__DENALI_PHY_274__PHY_LP4_PST_AMBLE_1_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_274__PHY_LP4_PST_AMBLE_1_WIDTH                     2U
+#define LPDDR4__PHY_LP4_PST_AMBLE_1__REG DENALI_PHY_274
+#define LPDDR4__PHY_LP4_PST_AMBLE_1__FLD LPDDR4__DENALI_PHY_274__PHY_LP4_PST_AMBLE_1
+
+#define LPDDR4__DENALI_PHY_275_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_275_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_275__PHY_RDLVL_PATT8_1_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_275__PHY_RDLVL_PATT8_1_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_275__PHY_RDLVL_PATT8_1_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT8_1__REG DENALI_PHY_275
+#define LPDDR4__PHY_RDLVL_PATT8_1__FLD LPDDR4__DENALI_PHY_275__PHY_RDLVL_PATT8_1
+
+#define LPDDR4__DENALI_PHY_276_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_276_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_276__PHY_RDLVL_PATT9_1_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_276__PHY_RDLVL_PATT9_1_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_276__PHY_RDLVL_PATT9_1_WIDTH                      32U
+#define LPDDR4__PHY_RDLVL_PATT9_1__REG DENALI_PHY_276
+#define LPDDR4__PHY_RDLVL_PATT9_1__FLD LPDDR4__DENALI_PHY_276__PHY_RDLVL_PATT9_1
+
+#define LPDDR4__DENALI_PHY_277_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_277_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_277__PHY_RDLVL_PATT10_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_277__PHY_RDLVL_PATT10_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_277__PHY_RDLVL_PATT10_1_WIDTH                     32U
+#define LPDDR4__PHY_RDLVL_PATT10_1__REG DENALI_PHY_277
+#define LPDDR4__PHY_RDLVL_PATT10_1__FLD LPDDR4__DENALI_PHY_277__PHY_RDLVL_PATT10_1
+
+#define LPDDR4__DENALI_PHY_278_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_278_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_278__PHY_RDLVL_PATT11_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_278__PHY_RDLVL_PATT11_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_278__PHY_RDLVL_PATT11_1_WIDTH                     32U
+#define LPDDR4__PHY_RDLVL_PATT11_1__REG DENALI_PHY_278
+#define LPDDR4__PHY_RDLVL_PATT11_1__FLD LPDDR4__DENALI_PHY_278__PHY_RDLVL_PATT11_1
+
+#define LPDDR4__DENALI_PHY_279_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_279_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_279__PHY_RDLVL_PATT12_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_279__PHY_RDLVL_PATT12_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_279__PHY_RDLVL_PATT12_1_WIDTH                     32U
+#define LPDDR4__PHY_RDLVL_PATT12_1__REG DENALI_PHY_279
+#define LPDDR4__PHY_RDLVL_PATT12_1__FLD LPDDR4__DENALI_PHY_279__PHY_RDLVL_PATT12_1
+
+#define LPDDR4__DENALI_PHY_280_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_280_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_280__PHY_RDLVL_PATT13_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_280__PHY_RDLVL_PATT13_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_280__PHY_RDLVL_PATT13_1_WIDTH                     32U
+#define LPDDR4__PHY_RDLVL_PATT13_1__REG DENALI_PHY_280
+#define LPDDR4__PHY_RDLVL_PATT13_1__FLD LPDDR4__DENALI_PHY_280__PHY_RDLVL_PATT13_1
+
+#define LPDDR4__DENALI_PHY_281_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_281_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_281__PHY_RDLVL_PATT14_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_281__PHY_RDLVL_PATT14_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_281__PHY_RDLVL_PATT14_1_WIDTH                     32U
+#define LPDDR4__PHY_RDLVL_PATT14_1__REG DENALI_PHY_281
+#define LPDDR4__PHY_RDLVL_PATT14_1__FLD LPDDR4__DENALI_PHY_281__PHY_RDLVL_PATT14_1
+
+#define LPDDR4__DENALI_PHY_282_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_282_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_282__PHY_RDLVL_PATT15_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_282__PHY_RDLVL_PATT15_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_282__PHY_RDLVL_PATT15_1_WIDTH                     32U
+#define LPDDR4__PHY_RDLVL_PATT15_1__REG DENALI_PHY_282
+#define LPDDR4__PHY_RDLVL_PATT15_1__FLD LPDDR4__DENALI_PHY_282__PHY_RDLVL_PATT15_1
+
+#define LPDDR4__DENALI_PHY_283_READ_MASK                             0x070F0107U
+#define LPDDR4__DENALI_PHY_283_WRITE_MASK                            0x070F0107U
+#define LPDDR4__DENALI_PHY_283__PHY_SLAVE_LOOP_CNT_UPDATE_1_MASK     0x00000007U
+#define LPDDR4__DENALI_PHY_283__PHY_SLAVE_LOOP_CNT_UPDATE_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_283__PHY_SLAVE_LOOP_CNT_UPDATE_1_WIDTH             3U
+#define LPDDR4__PHY_SLAVE_LOOP_CNT_UPDATE_1__REG DENALI_PHY_283
+#define LPDDR4__PHY_SLAVE_LOOP_CNT_UPDATE_1__FLD LPDDR4__DENALI_PHY_283__PHY_SLAVE_LOOP_CNT_UPDATE_1
+
+#define LPDDR4__DENALI_PHY_283__PHY_SW_FIFO_PTR_RST_DISABLE_1_MASK   0x00000100U
+#define LPDDR4__DENALI_PHY_283__PHY_SW_FIFO_PTR_RST_DISABLE_1_SHIFT           8U
+#define LPDDR4__DENALI_PHY_283__PHY_SW_FIFO_PTR_RST_DISABLE_1_WIDTH           1U
+#define LPDDR4__DENALI_PHY_283__PHY_SW_FIFO_PTR_RST_DISABLE_1_WOCLR           0U
+#define LPDDR4__DENALI_PHY_283__PHY_SW_FIFO_PTR_RST_DISABLE_1_WOSET           0U
+#define LPDDR4__PHY_SW_FIFO_PTR_RST_DISABLE_1__REG DENALI_PHY_283
+#define LPDDR4__PHY_SW_FIFO_PTR_RST_DISABLE_1__FLD LPDDR4__DENALI_PHY_283__PHY_SW_FIFO_PTR_RST_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_283__PHY_MASTER_DLY_LOCK_OBS_SELECT_1_MASK 0x000F0000U
+#define LPDDR4__DENALI_PHY_283__PHY_MASTER_DLY_LOCK_OBS_SELECT_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_283__PHY_MASTER_DLY_LOCK_OBS_SELECT_1_WIDTH        4U
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_SELECT_1__REG DENALI_PHY_283
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_283__PHY_MASTER_DLY_LOCK_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_283__PHY_RDDQ_ENC_OBS_SELECT_1_MASK       0x07000000U
+#define LPDDR4__DENALI_PHY_283__PHY_RDDQ_ENC_OBS_SELECT_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_283__PHY_RDDQ_ENC_OBS_SELECT_1_WIDTH               3U
+#define LPDDR4__PHY_RDDQ_ENC_OBS_SELECT_1__REG DENALI_PHY_283
+#define LPDDR4__PHY_RDDQ_ENC_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_283__PHY_RDDQ_ENC_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_284_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_284_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_284__PHY_RDDQS_DQ_ENC_OBS_SELECT_1_MASK   0x0000000FU
+#define LPDDR4__DENALI_PHY_284__PHY_RDDQS_DQ_ENC_OBS_SELECT_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_284__PHY_RDDQS_DQ_ENC_OBS_SELECT_1_WIDTH           4U
+#define LPDDR4__PHY_RDDQS_DQ_ENC_OBS_SELECT_1__REG DENALI_PHY_284
+#define LPDDR4__PHY_RDDQS_DQ_ENC_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_284__PHY_RDDQS_DQ_ENC_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_284__PHY_WR_ENC_OBS_SELECT_1_MASK         0x00000F00U
+#define LPDDR4__DENALI_PHY_284__PHY_WR_ENC_OBS_SELECT_1_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_284__PHY_WR_ENC_OBS_SELECT_1_WIDTH                 4U
+#define LPDDR4__PHY_WR_ENC_OBS_SELECT_1__REG DENALI_PHY_284
+#define LPDDR4__PHY_WR_ENC_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_284__PHY_WR_ENC_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_284__PHY_WR_SHIFT_OBS_SELECT_1_MASK       0x000F0000U
+#define LPDDR4__DENALI_PHY_284__PHY_WR_SHIFT_OBS_SELECT_1_SHIFT              16U
+#define LPDDR4__DENALI_PHY_284__PHY_WR_SHIFT_OBS_SELECT_1_WIDTH               4U
+#define LPDDR4__PHY_WR_SHIFT_OBS_SELECT_1__REG DENALI_PHY_284
+#define LPDDR4__PHY_WR_SHIFT_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_284__PHY_WR_SHIFT_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_284__PHY_FIFO_PTR_OBS_SELECT_1_MASK       0x0F000000U
+#define LPDDR4__DENALI_PHY_284__PHY_FIFO_PTR_OBS_SELECT_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_284__PHY_FIFO_PTR_OBS_SELECT_1_WIDTH               4U
+#define LPDDR4__PHY_FIFO_PTR_OBS_SELECT_1__REG DENALI_PHY_284
+#define LPDDR4__PHY_FIFO_PTR_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_284__PHY_FIFO_PTR_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_285_READ_MASK                             0x3F030001U
+#define LPDDR4__DENALI_PHY_285_WRITE_MASK                            0x3F030001U
+#define LPDDR4__DENALI_PHY_285__PHY_LVL_DEBUG_MODE_1_MASK            0x00000001U
+#define LPDDR4__DENALI_PHY_285__PHY_LVL_DEBUG_MODE_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_285__PHY_LVL_DEBUG_MODE_1_WIDTH                    1U
+#define LPDDR4__DENALI_PHY_285__PHY_LVL_DEBUG_MODE_1_WOCLR                    0U
+#define LPDDR4__DENALI_PHY_285__PHY_LVL_DEBUG_MODE_1_WOSET                    0U
+#define LPDDR4__PHY_LVL_DEBUG_MODE_1__REG DENALI_PHY_285
+#define LPDDR4__PHY_LVL_DEBUG_MODE_1__FLD LPDDR4__DENALI_PHY_285__PHY_LVL_DEBUG_MODE_1
+
+#define LPDDR4__DENALI_PHY_285__SC_PHY_LVL_DEBUG_CONT_1_MASK         0x00000100U
+#define LPDDR4__DENALI_PHY_285__SC_PHY_LVL_DEBUG_CONT_1_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_285__SC_PHY_LVL_DEBUG_CONT_1_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_285__SC_PHY_LVL_DEBUG_CONT_1_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_285__SC_PHY_LVL_DEBUG_CONT_1_WOSET                 0U
+#define LPDDR4__SC_PHY_LVL_DEBUG_CONT_1__REG DENALI_PHY_285
+#define LPDDR4__SC_PHY_LVL_DEBUG_CONT_1__FLD LPDDR4__DENALI_PHY_285__SC_PHY_LVL_DEBUG_CONT_1
+
+#define LPDDR4__DENALI_PHY_285__PHY_WRLVL_ALGO_1_MASK                0x00030000U
+#define LPDDR4__DENALI_PHY_285__PHY_WRLVL_ALGO_1_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_285__PHY_WRLVL_ALGO_1_WIDTH                        2U
+#define LPDDR4__PHY_WRLVL_ALGO_1__REG DENALI_PHY_285
+#define LPDDR4__PHY_WRLVL_ALGO_1__FLD LPDDR4__DENALI_PHY_285__PHY_WRLVL_ALGO_1
+
+#define LPDDR4__DENALI_PHY_285__PHY_WRLVL_CAPTURE_CNT_1_MASK         0x3F000000U
+#define LPDDR4__DENALI_PHY_285__PHY_WRLVL_CAPTURE_CNT_1_SHIFT                24U
+#define LPDDR4__DENALI_PHY_285__PHY_WRLVL_CAPTURE_CNT_1_WIDTH                 6U
+#define LPDDR4__PHY_WRLVL_CAPTURE_CNT_1__REG DENALI_PHY_285
+#define LPDDR4__PHY_WRLVL_CAPTURE_CNT_1__FLD LPDDR4__DENALI_PHY_285__PHY_WRLVL_CAPTURE_CNT_1
+
+#define LPDDR4__DENALI_PHY_286_READ_MASK                             0x0F3FFF0FU
+#define LPDDR4__DENALI_PHY_286_WRITE_MASK                            0x0F3FFF0FU
+#define LPDDR4__DENALI_PHY_286__PHY_WRLVL_UPDT_WAIT_CNT_1_MASK       0x0000000FU
+#define LPDDR4__DENALI_PHY_286__PHY_WRLVL_UPDT_WAIT_CNT_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_286__PHY_WRLVL_UPDT_WAIT_CNT_1_WIDTH               4U
+#define LPDDR4__PHY_WRLVL_UPDT_WAIT_CNT_1__REG DENALI_PHY_286
+#define LPDDR4__PHY_WRLVL_UPDT_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_286__PHY_WRLVL_UPDT_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_286__PHY_DQ_MASK_1_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_PHY_286__PHY_DQ_MASK_1_SHIFT                           8U
+#define LPDDR4__DENALI_PHY_286__PHY_DQ_MASK_1_WIDTH                           8U
+#define LPDDR4__PHY_DQ_MASK_1__REG DENALI_PHY_286
+#define LPDDR4__PHY_DQ_MASK_1__FLD LPDDR4__DENALI_PHY_286__PHY_DQ_MASK_1
+
+#define LPDDR4__DENALI_PHY_286__PHY_GTLVL_CAPTURE_CNT_1_MASK         0x003F0000U
+#define LPDDR4__DENALI_PHY_286__PHY_GTLVL_CAPTURE_CNT_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_286__PHY_GTLVL_CAPTURE_CNT_1_WIDTH                 6U
+#define LPDDR4__PHY_GTLVL_CAPTURE_CNT_1__REG DENALI_PHY_286
+#define LPDDR4__PHY_GTLVL_CAPTURE_CNT_1__FLD LPDDR4__DENALI_PHY_286__PHY_GTLVL_CAPTURE_CNT_1
+
+#define LPDDR4__DENALI_PHY_286__PHY_GTLVL_UPDT_WAIT_CNT_1_MASK       0x0F000000U
+#define LPDDR4__DENALI_PHY_286__PHY_GTLVL_UPDT_WAIT_CNT_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_286__PHY_GTLVL_UPDT_WAIT_CNT_1_WIDTH               4U
+#define LPDDR4__PHY_GTLVL_UPDT_WAIT_CNT_1__REG DENALI_PHY_286
+#define LPDDR4__PHY_GTLVL_UPDT_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_286__PHY_GTLVL_UPDT_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_287_READ_MASK                             0x1F030F3FU
+#define LPDDR4__DENALI_PHY_287_WRITE_MASK                            0x1F030F3FU
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_CAPTURE_CNT_1_MASK         0x0000003FU
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_CAPTURE_CNT_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_CAPTURE_CNT_1_WIDTH                 6U
+#define LPDDR4__PHY_RDLVL_CAPTURE_CNT_1__REG DENALI_PHY_287
+#define LPDDR4__PHY_RDLVL_CAPTURE_CNT_1__FLD LPDDR4__DENALI_PHY_287__PHY_RDLVL_CAPTURE_CNT_1
+
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_UPDT_WAIT_CNT_1_MASK       0x00000F00U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_UPDT_WAIT_CNT_1_SHIFT               8U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_UPDT_WAIT_CNT_1_WIDTH               4U
+#define LPDDR4__PHY_RDLVL_UPDT_WAIT_CNT_1__REG DENALI_PHY_287
+#define LPDDR4__PHY_RDLVL_UPDT_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_287__PHY_RDLVL_UPDT_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_OP_MODE_1_MASK             0x00030000U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_OP_MODE_1_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_OP_MODE_1_WIDTH                     2U
+#define LPDDR4__PHY_RDLVL_OP_MODE_1__REG DENALI_PHY_287
+#define LPDDR4__PHY_RDLVL_OP_MODE_1__FLD LPDDR4__DENALI_PHY_287__PHY_RDLVL_OP_MODE_1
+
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_MASK 0x1F000000U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_SHIFT        24U
+#define LPDDR4__DENALI_PHY_287__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1_WIDTH         5U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1__REG DENALI_PHY_287
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_287__PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_288_READ_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_288_WRITE_MASK                            0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_MASK_1_MASK           0x000000FFU
+#define LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_MASK_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_MASK_1_WIDTH                   8U
+#define LPDDR4__PHY_RDLVL_DATA_MASK_1__REG DENALI_PHY_288
+#define LPDDR4__PHY_RDLVL_DATA_MASK_1__FLD LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_MASK_1
+
+#define LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_SWIZZLE_1_MASK        0x03FFFF00U
+#define LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_SWIZZLE_1_SHIFT                8U
+#define LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_SWIZZLE_1_WIDTH               18U
+#define LPDDR4__PHY_RDLVL_DATA_SWIZZLE_1__REG DENALI_PHY_288
+#define LPDDR4__PHY_RDLVL_DATA_SWIZZLE_1__FLD LPDDR4__DENALI_PHY_288__PHY_RDLVL_DATA_SWIZZLE_1
+
+#define LPDDR4__DENALI_PHY_289_READ_MASK                             0x00073FFFU
+#define LPDDR4__DENALI_PHY_289_WRITE_MASK                            0x00073FFFU
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_CLK_JITTER_TOLERANCE_1_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_CLK_JITTER_TOLERANCE_1_SHIFT       0U
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_CLK_JITTER_TOLERANCE_1_WIDTH       8U
+#define LPDDR4__PHY_WDQLVL_CLK_JITTER_TOLERANCE_1__REG DENALI_PHY_289
+#define LPDDR4__PHY_WDQLVL_CLK_JITTER_TOLERANCE_1__FLD LPDDR4__DENALI_PHY_289__PHY_WDQLVL_CLK_JITTER_TOLERANCE_1
+
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_BURST_CNT_1_MASK          0x00003F00U
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_BURST_CNT_1_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_BURST_CNT_1_WIDTH                  6U
+#define LPDDR4__PHY_WDQLVL_BURST_CNT_1__REG DENALI_PHY_289
+#define LPDDR4__PHY_WDQLVL_BURST_CNT_1__FLD LPDDR4__DENALI_PHY_289__PHY_WDQLVL_BURST_CNT_1
+
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_PATT_1_MASK               0x00070000U
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_PATT_1_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_289__PHY_WDQLVL_PATT_1_WIDTH                       3U
+#define LPDDR4__PHY_WDQLVL_PATT_1__REG DENALI_PHY_289
+#define LPDDR4__PHY_WDQLVL_PATT_1__FLD LPDDR4__DENALI_PHY_289__PHY_WDQLVL_PATT_1
+
+#define LPDDR4__DENALI_PHY_290_READ_MASK                             0x0F0F07FFU
+#define LPDDR4__DENALI_PHY_290_WRITE_MASK                            0x0F0F07FFU
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1_SHIFT   0U
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1_WIDTH  11U
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1__REG DENALI_PHY_290
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1__FLD LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1
+
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_UPDT_WAIT_CNT_1_MASK      0x000F0000U
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_UPDT_WAIT_CNT_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_UPDT_WAIT_CNT_1_WIDTH              4U
+#define LPDDR4__PHY_WDQLVL_UPDT_WAIT_CNT_1__REG DENALI_PHY_290
+#define LPDDR4__PHY_WDQLVL_UPDT_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_290__PHY_WDQLVL_UPDT_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_OBS_SELECT_1_MASK    0x0F000000U
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_OBS_SELECT_1_SHIFT           24U
+#define LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_OBS_SELECT_1_WIDTH            4U
+#define LPDDR4__PHY_WDQLVL_DQDM_OBS_SELECT_1__REG DENALI_PHY_290
+#define LPDDR4__PHY_WDQLVL_DQDM_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_290__PHY_WDQLVL_DQDM_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_291_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PHY_291_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_PERIODIC_OBS_SELECT_1_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_PERIODIC_OBS_SELECT_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_PERIODIC_OBS_SELECT_1_WIDTH        8U
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_SELECT_1__REG DENALI_PHY_291
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_SELECT_1__FLD LPDDR4__DENALI_PHY_291__PHY_WDQLVL_PERIODIC_OBS_SELECT_1
+
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DQ_SLV_DELTA_1_MASK       0x0000FF00U
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DQ_SLV_DELTA_1_SHIFT               8U
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DQ_SLV_DELTA_1_WIDTH               8U
+#define LPDDR4__PHY_WDQLVL_DQ_SLV_DELTA_1__REG DENALI_PHY_291
+#define LPDDR4__PHY_WDQLVL_DQ_SLV_DELTA_1__FLD LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DQ_SLV_DELTA_1
+
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DM_DLY_STEP_1_MASK        0x000F0000U
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DM_DLY_STEP_1_SHIFT               16U
+#define LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DM_DLY_STEP_1_WIDTH                4U
+#define LPDDR4__PHY_WDQLVL_DM_DLY_STEP_1__REG DENALI_PHY_291
+#define LPDDR4__PHY_WDQLVL_DM_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_291__PHY_WDQLVL_DM_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_291__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_MASK 0x01000000U
+#define LPDDR4__DENALI_PHY_291__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_SHIFT       24U
+#define LPDDR4__DENALI_PHY_291__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_WIDTH        1U
+#define LPDDR4__DENALI_PHY_291__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_WOCLR        0U
+#define LPDDR4__DENALI_PHY_291__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1_WOSET        0U
+#define LPDDR4__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1__REG DENALI_PHY_291
+#define LPDDR4__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1__FLD LPDDR4__DENALI_PHY_291__SC_PHY_WDQLVL_CLR_PREV_RESULTS_1
+
+#define LPDDR4__DENALI_PHY_292_READ_MASK                             0x000001FFU
+#define LPDDR4__DENALI_PHY_292_WRITE_MASK                            0x000001FFU
+#define LPDDR4__DENALI_PHY_292__PHY_WDQLVL_DATADM_MASK_1_MASK        0x000001FFU
+#define LPDDR4__DENALI_PHY_292__PHY_WDQLVL_DATADM_MASK_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_292__PHY_WDQLVL_DATADM_MASK_1_WIDTH                9U
+#define LPDDR4__PHY_WDQLVL_DATADM_MASK_1__REG DENALI_PHY_292
+#define LPDDR4__PHY_WDQLVL_DATADM_MASK_1__FLD LPDDR4__DENALI_PHY_292__PHY_WDQLVL_DATADM_MASK_1
+
+#define LPDDR4__DENALI_PHY_293_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_293_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_293__PHY_USER_PATT0_1_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_293__PHY_USER_PATT0_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_293__PHY_USER_PATT0_1_WIDTH                       32U
+#define LPDDR4__PHY_USER_PATT0_1__REG DENALI_PHY_293
+#define LPDDR4__PHY_USER_PATT0_1__FLD LPDDR4__DENALI_PHY_293__PHY_USER_PATT0_1
+
+#define LPDDR4__DENALI_PHY_294_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_294_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_294__PHY_USER_PATT1_1_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_294__PHY_USER_PATT1_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_294__PHY_USER_PATT1_1_WIDTH                       32U
+#define LPDDR4__PHY_USER_PATT1_1__REG DENALI_PHY_294
+#define LPDDR4__PHY_USER_PATT1_1__FLD LPDDR4__DENALI_PHY_294__PHY_USER_PATT1_1
+
+#define LPDDR4__DENALI_PHY_295_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_295_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_295__PHY_USER_PATT2_1_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_295__PHY_USER_PATT2_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_295__PHY_USER_PATT2_1_WIDTH                       32U
+#define LPDDR4__PHY_USER_PATT2_1__REG DENALI_PHY_295
+#define LPDDR4__PHY_USER_PATT2_1__FLD LPDDR4__DENALI_PHY_295__PHY_USER_PATT2_1
+
+#define LPDDR4__DENALI_PHY_296_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_296_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_296__PHY_USER_PATT3_1_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_296__PHY_USER_PATT3_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_296__PHY_USER_PATT3_1_WIDTH                       32U
+#define LPDDR4__PHY_USER_PATT3_1__REG DENALI_PHY_296
+#define LPDDR4__PHY_USER_PATT3_1__FLD LPDDR4__DENALI_PHY_296__PHY_USER_PATT3_1
+
+#define LPDDR4__DENALI_PHY_297_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PHY_297_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_PHY_297__PHY_USER_PATT4_1_MASK                0x0000FFFFU
+#define LPDDR4__DENALI_PHY_297__PHY_USER_PATT4_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_297__PHY_USER_PATT4_1_WIDTH                       16U
+#define LPDDR4__PHY_USER_PATT4_1__REG DENALI_PHY_297
+#define LPDDR4__PHY_USER_PATT4_1__FLD LPDDR4__DENALI_PHY_297__PHY_USER_PATT4_1
+
+#define LPDDR4__DENALI_PHY_297__PHY_NTP_MULT_TRAIN_1_MASK            0x00010000U
+#define LPDDR4__DENALI_PHY_297__PHY_NTP_MULT_TRAIN_1_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_297__PHY_NTP_MULT_TRAIN_1_WIDTH                    1U
+#define LPDDR4__DENALI_PHY_297__PHY_NTP_MULT_TRAIN_1_WOCLR                    0U
+#define LPDDR4__DENALI_PHY_297__PHY_NTP_MULT_TRAIN_1_WOSET                    0U
+#define LPDDR4__PHY_NTP_MULT_TRAIN_1__REG DENALI_PHY_297
+#define LPDDR4__PHY_NTP_MULT_TRAIN_1__FLD LPDDR4__DENALI_PHY_297__PHY_NTP_MULT_TRAIN_1
+
+#define LPDDR4__DENALI_PHY_298_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_298_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_298__PHY_NTP_EARLY_THRESHOLD_1_MASK       0x000003FFU
+#define LPDDR4__DENALI_PHY_298__PHY_NTP_EARLY_THRESHOLD_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_298__PHY_NTP_EARLY_THRESHOLD_1_WIDTH              10U
+#define LPDDR4__PHY_NTP_EARLY_THRESHOLD_1__REG DENALI_PHY_298
+#define LPDDR4__PHY_NTP_EARLY_THRESHOLD_1__FLD LPDDR4__DENALI_PHY_298__PHY_NTP_EARLY_THRESHOLD_1
+
+#define LPDDR4__DENALI_PHY_298__PHY_NTP_PERIOD_THRESHOLD_1_MASK      0x03FF0000U
+#define LPDDR4__DENALI_PHY_298__PHY_NTP_PERIOD_THRESHOLD_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_298__PHY_NTP_PERIOD_THRESHOLD_1_WIDTH             10U
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_1__REG DENALI_PHY_298
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_1__FLD LPDDR4__DENALI_PHY_298__PHY_NTP_PERIOD_THRESHOLD_1
+
+#define LPDDR4__DENALI_PHY_299_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_299_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MIN_1_MASK  0x000003FFU
+#define LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MIN_1_SHIFT          0U
+#define LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MIN_1_WIDTH         10U
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MIN_1__REG DENALI_PHY_299
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MIN_1__FLD LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MIN_1
+
+#define LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MAX_1_MASK  0x03FF0000U
+#define LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MAX_1_SHIFT         16U
+#define LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MAX_1_WIDTH         10U
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MAX_1__REG DENALI_PHY_299
+#define LPDDR4__PHY_NTP_PERIOD_THRESHOLD_MAX_1__FLD LPDDR4__DENALI_PHY_299__PHY_NTP_PERIOD_THRESHOLD_MAX_1
+
+#define LPDDR4__DENALI_PHY_300_READ_MASK                             0x00FF0001U
+#define LPDDR4__DENALI_PHY_300_WRITE_MASK                            0x00FF0001U
+#define LPDDR4__DENALI_PHY_300__PHY_CALVL_VREF_DRIVING_SLICE_1_MASK  0x00000001U
+#define LPDDR4__DENALI_PHY_300__PHY_CALVL_VREF_DRIVING_SLICE_1_SHIFT          0U
+#define LPDDR4__DENALI_PHY_300__PHY_CALVL_VREF_DRIVING_SLICE_1_WIDTH          1U
+#define LPDDR4__DENALI_PHY_300__PHY_CALVL_VREF_DRIVING_SLICE_1_WOCLR          0U
+#define LPDDR4__DENALI_PHY_300__PHY_CALVL_VREF_DRIVING_SLICE_1_WOSET          0U
+#define LPDDR4__PHY_CALVL_VREF_DRIVING_SLICE_1__REG DENALI_PHY_300
+#define LPDDR4__PHY_CALVL_VREF_DRIVING_SLICE_1__FLD LPDDR4__DENALI_PHY_300__PHY_CALVL_VREF_DRIVING_SLICE_1
+
+#define LPDDR4__DENALI_PHY_300__SC_PHY_MANUAL_CLEAR_1_MASK           0x00003F00U
+#define LPDDR4__DENALI_PHY_300__SC_PHY_MANUAL_CLEAR_1_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_300__SC_PHY_MANUAL_CLEAR_1_WIDTH                   6U
+#define LPDDR4__SC_PHY_MANUAL_CLEAR_1__REG DENALI_PHY_300
+#define LPDDR4__SC_PHY_MANUAL_CLEAR_1__FLD LPDDR4__DENALI_PHY_300__SC_PHY_MANUAL_CLEAR_1
+
+#define LPDDR4__DENALI_PHY_300__PHY_FIFO_PTR_OBS_1_MASK              0x00FF0000U
+#define LPDDR4__DENALI_PHY_300__PHY_FIFO_PTR_OBS_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_300__PHY_FIFO_PTR_OBS_1_WIDTH                      8U
+#define LPDDR4__PHY_FIFO_PTR_OBS_1__REG DENALI_PHY_300
+#define LPDDR4__PHY_FIFO_PTR_OBS_1__FLD LPDDR4__DENALI_PHY_300__PHY_FIFO_PTR_OBS_1
+
+#define LPDDR4__DENALI_PHY_301_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_301_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_301__PHY_LPBK_RESULT_OBS_1_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_301__PHY_LPBK_RESULT_OBS_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_301__PHY_LPBK_RESULT_OBS_1_WIDTH                  32U
+#define LPDDR4__PHY_LPBK_RESULT_OBS_1__REG DENALI_PHY_301
+#define LPDDR4__PHY_LPBK_RESULT_OBS_1__FLD LPDDR4__DENALI_PHY_301__PHY_LPBK_RESULT_OBS_1
+
+#define LPDDR4__DENALI_PHY_302_READ_MASK                             0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_302_WRITE_MASK                            0x07FFFFFFU
+#define LPDDR4__DENALI_PHY_302__PHY_LPBK_ERROR_COUNT_OBS_1_MASK      0x0000FFFFU
+#define LPDDR4__DENALI_PHY_302__PHY_LPBK_ERROR_COUNT_OBS_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_302__PHY_LPBK_ERROR_COUNT_OBS_1_WIDTH             16U
+#define LPDDR4__PHY_LPBK_ERROR_COUNT_OBS_1__REG DENALI_PHY_302
+#define LPDDR4__PHY_LPBK_ERROR_COUNT_OBS_1__FLD LPDDR4__DENALI_PHY_302__PHY_LPBK_ERROR_COUNT_OBS_1
+
+#define LPDDR4__DENALI_PHY_302__PHY_MASTER_DLY_LOCK_OBS_1_MASK       0x07FF0000U
+#define LPDDR4__DENALI_PHY_302__PHY_MASTER_DLY_LOCK_OBS_1_SHIFT              16U
+#define LPDDR4__DENALI_PHY_302__PHY_MASTER_DLY_LOCK_OBS_1_WIDTH              11U
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_1__REG DENALI_PHY_302
+#define LPDDR4__PHY_MASTER_DLY_LOCK_OBS_1__FLD LPDDR4__DENALI_PHY_302__PHY_MASTER_DLY_LOCK_OBS_1
+
+#define LPDDR4__DENALI_PHY_303_READ_MASK                             0xFFFF7F7FU
+#define LPDDR4__DENALI_PHY_303_WRITE_MASK                            0xFFFF7F7FU
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQ_SLV_DLY_ENC_OBS_1_MASK      0x0000007FU
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQ_SLV_DLY_ENC_OBS_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQ_SLV_DLY_ENC_OBS_1_WIDTH              7U
+#define LPDDR4__PHY_RDDQ_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_303
+#define LPDDR4__PHY_RDDQ_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_303__PHY_RDDQ_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_MASK 0x00007F00U
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_SHIFT        8U
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1_WIDTH        7U
+#define LPDDR4__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_303
+#define LPDDR4__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_303__PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_303__PHY_MEAS_DLY_STEP_VALUE_1_MASK       0x00FF0000U
+#define LPDDR4__DENALI_PHY_303__PHY_MEAS_DLY_STEP_VALUE_1_SHIFT              16U
+#define LPDDR4__DENALI_PHY_303__PHY_MEAS_DLY_STEP_VALUE_1_WIDTH               8U
+#define LPDDR4__PHY_MEAS_DLY_STEP_VALUE_1__REG DENALI_PHY_303
+#define LPDDR4__PHY_MEAS_DLY_STEP_VALUE_1__FLD LPDDR4__DENALI_PHY_303__PHY_MEAS_DLY_STEP_VALUE_1
+
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_MASK 0xFF000000U
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_SHIFT 24U
+#define LPDDR4__DENALI_PHY_303__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1_WIDTH 8U
+#define LPDDR4__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_303
+#define LPDDR4__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_303__PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_304_READ_MASK                             0x7F07FFFFU
+#define LPDDR4__DENALI_PHY_304_WRITE_MASK                            0x7F07FFFFU
+#define LPDDR4__DENALI_PHY_304__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_304__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_SHIFT 0U
+#define LPDDR4__DENALI_PHY_304__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1_WIDTH 8U
+#define LPDDR4__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_304
+#define LPDDR4__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_304__PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_304__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_MASK 0x0007FF00U
+#define LPDDR4__DENALI_PHY_304__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_SHIFT        8U
+#define LPDDR4__DENALI_PHY_304__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1_WIDTH       11U
+#define LPDDR4__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_304
+#define LPDDR4__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_304__PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_304__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_MASK 0x7F000000U
+#define LPDDR4__DENALI_PHY_304__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_SHIFT       24U
+#define LPDDR4__DENALI_PHY_304__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1_WIDTH        7U
+#define LPDDR4__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_304
+#define LPDDR4__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_304__PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_305_READ_MASK                             0x0007FFFFU
+#define LPDDR4__DENALI_PHY_305_WRITE_MASK                            0x0007FFFFU
+#define LPDDR4__DENALI_PHY_305__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_305__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_305__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1_WIDTH         8U
+#define LPDDR4__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_305
+#define LPDDR4__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_305__PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_305__PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_MASK  0x0000FF00U
+#define LPDDR4__DENALI_PHY_305__PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_SHIFT          8U
+#define LPDDR4__DENALI_PHY_305__PHY_WR_ADDER_SLV_DLY_ENC_OBS_1_WIDTH          8U
+#define LPDDR4__PHY_WR_ADDER_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_305
+#define LPDDR4__PHY_WR_ADDER_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_305__PHY_WR_ADDER_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_305__PHY_WR_SHIFT_OBS_1_MASK              0x00070000U
+#define LPDDR4__DENALI_PHY_305__PHY_WR_SHIFT_OBS_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_305__PHY_WR_SHIFT_OBS_1_WIDTH                      3U
+#define LPDDR4__PHY_WR_SHIFT_OBS_1__REG DENALI_PHY_305
+#define LPDDR4__PHY_WR_SHIFT_OBS_1__FLD LPDDR4__DENALI_PHY_305__PHY_WR_SHIFT_OBS_1
+
+#define LPDDR4__DENALI_PHY_306_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_306_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD0_DELAY_OBS_1_MASK     0x000003FFU
+#define LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD0_DELAY_OBS_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD0_DELAY_OBS_1_WIDTH            10U
+#define LPDDR4__PHY_WRLVL_HARD0_DELAY_OBS_1__REG DENALI_PHY_306
+#define LPDDR4__PHY_WRLVL_HARD0_DELAY_OBS_1__FLD LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD0_DELAY_OBS_1
+
+#define LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD1_DELAY_OBS_1_MASK     0x03FF0000U
+#define LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD1_DELAY_OBS_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD1_DELAY_OBS_1_WIDTH            10U
+#define LPDDR4__PHY_WRLVL_HARD1_DELAY_OBS_1__REG DENALI_PHY_306
+#define LPDDR4__PHY_WRLVL_HARD1_DELAY_OBS_1__FLD LPDDR4__DENALI_PHY_306__PHY_WRLVL_HARD1_DELAY_OBS_1
+
+#define LPDDR4__DENALI_PHY_307_READ_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_PHY_307_WRITE_MASK                            0x001FFFFFU
+#define LPDDR4__DENALI_PHY_307__PHY_WRLVL_STATUS_OBS_1_MASK          0x001FFFFFU
+#define LPDDR4__DENALI_PHY_307__PHY_WRLVL_STATUS_OBS_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_307__PHY_WRLVL_STATUS_OBS_1_WIDTH                 21U
+#define LPDDR4__PHY_WRLVL_STATUS_OBS_1__REG DENALI_PHY_307
+#define LPDDR4__PHY_WRLVL_STATUS_OBS_1__FLD LPDDR4__DENALI_PHY_307__PHY_WRLVL_STATUS_OBS_1
+
+#define LPDDR4__DENALI_PHY_308_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_308_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1_WIDTH       10U
+#define LPDDR4__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_308
+#define LPDDR4__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1_WIDTH       10U
+#define LPDDR4__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1__REG DENALI_PHY_308
+#define LPDDR4__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1__FLD LPDDR4__DENALI_PHY_308__PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1
+
+#define LPDDR4__DENALI_PHY_309_READ_MASK                             0x3FFF3FFFU
+#define LPDDR4__DENALI_PHY_309_WRITE_MASK                            0x3FFF3FFFU
+#define LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD0_DELAY_OBS_1_MASK     0x00003FFFU
+#define LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD0_DELAY_OBS_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD0_DELAY_OBS_1_WIDTH            14U
+#define LPDDR4__PHY_GTLVL_HARD0_DELAY_OBS_1__REG DENALI_PHY_309
+#define LPDDR4__PHY_GTLVL_HARD0_DELAY_OBS_1__FLD LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD0_DELAY_OBS_1
+
+#define LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD1_DELAY_OBS_1_MASK     0x3FFF0000U
+#define LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD1_DELAY_OBS_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD1_DELAY_OBS_1_WIDTH            14U
+#define LPDDR4__PHY_GTLVL_HARD1_DELAY_OBS_1__REG DENALI_PHY_309
+#define LPDDR4__PHY_GTLVL_HARD1_DELAY_OBS_1__FLD LPDDR4__DENALI_PHY_309__PHY_GTLVL_HARD1_DELAY_OBS_1
+
+#define LPDDR4__DENALI_PHY_310_READ_MASK                             0x0003FFFFU
+#define LPDDR4__DENALI_PHY_310_WRITE_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_310__PHY_GTLVL_STATUS_OBS_1_MASK          0x0003FFFFU
+#define LPDDR4__DENALI_PHY_310__PHY_GTLVL_STATUS_OBS_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_310__PHY_GTLVL_STATUS_OBS_1_WIDTH                 18U
+#define LPDDR4__PHY_GTLVL_STATUS_OBS_1__REG DENALI_PHY_310
+#define LPDDR4__PHY_GTLVL_STATUS_OBS_1__FLD LPDDR4__DENALI_PHY_310__PHY_GTLVL_STATUS_OBS_1
+
+#define LPDDR4__DENALI_PHY_311_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_311_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1_WIDTH        10U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1__REG DENALI_PHY_311
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1__FLD LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1
+
+#define LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_SHIFT        16U
+#define LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1_WIDTH        10U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1__REG DENALI_PHY_311
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1__FLD LPDDR4__DENALI_PHY_311__PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1
+
+#define LPDDR4__DENALI_PHY_312_READ_MASK                             0x00000003U
+#define LPDDR4__DENALI_PHY_312_WRITE_MASK                            0x00000003U
+#define LPDDR4__DENALI_PHY_312__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_MASK 0x00000003U
+#define LPDDR4__DENALI_PHY_312__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_SHIFT    0U
+#define LPDDR4__DENALI_PHY_312__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1_WIDTH    2U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1__REG DENALI_PHY_312
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1__FLD LPDDR4__DENALI_PHY_312__PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1
+
+#define LPDDR4__DENALI_PHY_313_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_313_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_313__PHY_RDLVL_STATUS_OBS_1_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_313__PHY_RDLVL_STATUS_OBS_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_313__PHY_RDLVL_STATUS_OBS_1_WIDTH                 32U
+#define LPDDR4__PHY_RDLVL_STATUS_OBS_1__REG DENALI_PHY_313
+#define LPDDR4__PHY_RDLVL_STATUS_OBS_1__FLD LPDDR4__DENALI_PHY_313__PHY_RDLVL_STATUS_OBS_1
+
+#define LPDDR4__DENALI_PHY_314_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_314_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_LE_DLY_OBS_1_MASK    0x000007FFU
+#define LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_LE_DLY_OBS_1_SHIFT            0U
+#define LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_LE_DLY_OBS_1_WIDTH           11U
+#define LPDDR4__PHY_WDQLVL_DQDM_LE_DLY_OBS_1__REG DENALI_PHY_314
+#define LPDDR4__PHY_WDQLVL_DQDM_LE_DLY_OBS_1__FLD LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_LE_DLY_OBS_1
+
+#define LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_TE_DLY_OBS_1_MASK    0x07FF0000U
+#define LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_TE_DLY_OBS_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_TE_DLY_OBS_1_WIDTH           11U
+#define LPDDR4__PHY_WDQLVL_DQDM_TE_DLY_OBS_1__REG DENALI_PHY_314
+#define LPDDR4__PHY_WDQLVL_DQDM_TE_DLY_OBS_1__FLD LPDDR4__DENALI_PHY_314__PHY_WDQLVL_DQDM_TE_DLY_OBS_1
+
+#define LPDDR4__DENALI_PHY_315_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_315_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_315__PHY_WDQLVL_STATUS_OBS_1_MASK         0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_315__PHY_WDQLVL_STATUS_OBS_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_315__PHY_WDQLVL_STATUS_OBS_1_WIDTH                32U
+#define LPDDR4__PHY_WDQLVL_STATUS_OBS_1__REG DENALI_PHY_315
+#define LPDDR4__PHY_WDQLVL_STATUS_OBS_1__FLD LPDDR4__DENALI_PHY_315__PHY_WDQLVL_STATUS_OBS_1
+
+#define LPDDR4__DENALI_PHY_316_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_316_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_316__PHY_WDQLVL_PERIODIC_OBS_1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_316__PHY_WDQLVL_PERIODIC_OBS_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_316__PHY_WDQLVL_PERIODIC_OBS_1_WIDTH              32U
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_1__REG DENALI_PHY_316
+#define LPDDR4__PHY_WDQLVL_PERIODIC_OBS_1__FLD LPDDR4__DENALI_PHY_316__PHY_WDQLVL_PERIODIC_OBS_1
+
+#define LPDDR4__DENALI_PHY_317_READ_MASK                             0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_317_WRITE_MASK                            0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_317__PHY_DDL_MODE_1_MASK                  0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_317__PHY_DDL_MODE_1_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_317__PHY_DDL_MODE_1_WIDTH                         31U
+#define LPDDR4__PHY_DDL_MODE_1__REG DENALI_PHY_317
+#define LPDDR4__PHY_DDL_MODE_1__FLD LPDDR4__DENALI_PHY_317__PHY_DDL_MODE_1
+
+#define LPDDR4__DENALI_PHY_318_READ_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PHY_318_WRITE_MASK                            0x0000003FU
+#define LPDDR4__DENALI_PHY_318__PHY_DDL_MASK_1_MASK                  0x0000003FU
+#define LPDDR4__DENALI_PHY_318__PHY_DDL_MASK_1_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_318__PHY_DDL_MASK_1_WIDTH                          6U
+#define LPDDR4__PHY_DDL_MASK_1__REG DENALI_PHY_318
+#define LPDDR4__PHY_DDL_MASK_1__FLD LPDDR4__DENALI_PHY_318__PHY_DDL_MASK_1
+
+#define LPDDR4__DENALI_PHY_319_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_319_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_319__PHY_DDL_TEST_OBS_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_319__PHY_DDL_TEST_OBS_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_319__PHY_DDL_TEST_OBS_1_WIDTH                     32U
+#define LPDDR4__PHY_DDL_TEST_OBS_1__REG DENALI_PHY_319
+#define LPDDR4__PHY_DDL_TEST_OBS_1__FLD LPDDR4__DENALI_PHY_319__PHY_DDL_TEST_OBS_1
+
+#define LPDDR4__DENALI_PHY_320_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_320_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_320__PHY_DDL_TEST_MSTR_DLY_OBS_1_MASK     0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_320__PHY_DDL_TEST_MSTR_DLY_OBS_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_320__PHY_DDL_TEST_MSTR_DLY_OBS_1_WIDTH            32U
+#define LPDDR4__PHY_DDL_TEST_MSTR_DLY_OBS_1__REG DENALI_PHY_320
+#define LPDDR4__PHY_DDL_TEST_MSTR_DLY_OBS_1__FLD LPDDR4__DENALI_PHY_320__PHY_DDL_TEST_MSTR_DLY_OBS_1
+
+#define LPDDR4__DENALI_PHY_321_READ_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_321_WRITE_MASK                            0x01FF01FFU
+#define LPDDR4__DENALI_PHY_321__PHY_DDL_TRACK_UPD_THRESHOLD_1_MASK   0x000000FFU
+#define LPDDR4__DENALI_PHY_321__PHY_DDL_TRACK_UPD_THRESHOLD_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_321__PHY_DDL_TRACK_UPD_THRESHOLD_1_WIDTH           8U
+#define LPDDR4__PHY_DDL_TRACK_UPD_THRESHOLD_1__REG DENALI_PHY_321
+#define LPDDR4__PHY_DDL_TRACK_UPD_THRESHOLD_1__FLD LPDDR4__DENALI_PHY_321__PHY_DDL_TRACK_UPD_THRESHOLD_1
+
+#define LPDDR4__DENALI_PHY_321__PHY_LP4_WDQS_OE_EXTEND_1_MASK        0x00000100U
+#define LPDDR4__DENALI_PHY_321__PHY_LP4_WDQS_OE_EXTEND_1_SHIFT                8U
+#define LPDDR4__DENALI_PHY_321__PHY_LP4_WDQS_OE_EXTEND_1_WIDTH                1U
+#define LPDDR4__DENALI_PHY_321__PHY_LP4_WDQS_OE_EXTEND_1_WOCLR                0U
+#define LPDDR4__DENALI_PHY_321__PHY_LP4_WDQS_OE_EXTEND_1_WOSET                0U
+#define LPDDR4__PHY_LP4_WDQS_OE_EXTEND_1__REG DENALI_PHY_321
+#define LPDDR4__PHY_LP4_WDQS_OE_EXTEND_1__FLD LPDDR4__DENALI_PHY_321__PHY_LP4_WDQS_OE_EXTEND_1
+
+#define LPDDR4__DENALI_PHY_321__PHY_RX_CAL_DQ0_1_MASK                0x01FF0000U
+#define LPDDR4__DENALI_PHY_321__PHY_RX_CAL_DQ0_1_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_321__PHY_RX_CAL_DQ0_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ0_1__REG DENALI_PHY_321
+#define LPDDR4__PHY_RX_CAL_DQ0_1__FLD LPDDR4__DENALI_PHY_321__PHY_RX_CAL_DQ0_1
+
+#define LPDDR4__DENALI_PHY_322_READ_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_322_WRITE_MASK                            0x01FF01FFU
+#define LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ1_1_MASK                0x000001FFU
+#define LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ1_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ1_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ1_1__REG DENALI_PHY_322
+#define LPDDR4__PHY_RX_CAL_DQ1_1__FLD LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ1_1
+
+#define LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ2_1_MASK                0x01FF0000U
+#define LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ2_1_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ2_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ2_1__REG DENALI_PHY_322
+#define LPDDR4__PHY_RX_CAL_DQ2_1__FLD LPDDR4__DENALI_PHY_322__PHY_RX_CAL_DQ2_1
+
+#define LPDDR4__DENALI_PHY_323_READ_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_323_WRITE_MASK                            0x01FF01FFU
+#define LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ3_1_MASK                0x000001FFU
+#define LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ3_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ3_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ3_1__REG DENALI_PHY_323
+#define LPDDR4__PHY_RX_CAL_DQ3_1__FLD LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ3_1
+
+#define LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ4_1_MASK                0x01FF0000U
+#define LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ4_1_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ4_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ4_1__REG DENALI_PHY_323
+#define LPDDR4__PHY_RX_CAL_DQ4_1__FLD LPDDR4__DENALI_PHY_323__PHY_RX_CAL_DQ4_1
+
+#define LPDDR4__DENALI_PHY_324_READ_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_324_WRITE_MASK                            0x01FF01FFU
+#define LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ5_1_MASK                0x000001FFU
+#define LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ5_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ5_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ5_1__REG DENALI_PHY_324
+#define LPDDR4__PHY_RX_CAL_DQ5_1__FLD LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ5_1
+
+#define LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ6_1_MASK                0x01FF0000U
+#define LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ6_1_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ6_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ6_1__REG DENALI_PHY_324
+#define LPDDR4__PHY_RX_CAL_DQ6_1__FLD LPDDR4__DENALI_PHY_324__PHY_RX_CAL_DQ6_1
+
+#define LPDDR4__DENALI_PHY_325_READ_MASK                             0x000001FFU
+#define LPDDR4__DENALI_PHY_325_WRITE_MASK                            0x000001FFU
+#define LPDDR4__DENALI_PHY_325__PHY_RX_CAL_DQ7_1_MASK                0x000001FFU
+#define LPDDR4__DENALI_PHY_325__PHY_RX_CAL_DQ7_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_325__PHY_RX_CAL_DQ7_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQ7_1__REG DENALI_PHY_325
+#define LPDDR4__PHY_RX_CAL_DQ7_1__FLD LPDDR4__DENALI_PHY_325__PHY_RX_CAL_DQ7_1
+
+#define LPDDR4__DENALI_PHY_326_READ_MASK                             0x0003FFFFU
+#define LPDDR4__DENALI_PHY_326_WRITE_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_326__PHY_RX_CAL_DM_1_MASK                 0x0003FFFFU
+#define LPDDR4__DENALI_PHY_326__PHY_RX_CAL_DM_1_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_326__PHY_RX_CAL_DM_1_WIDTH                        18U
+#define LPDDR4__PHY_RX_CAL_DM_1__REG DENALI_PHY_326
+#define LPDDR4__PHY_RX_CAL_DM_1__FLD LPDDR4__DENALI_PHY_326__PHY_RX_CAL_DM_1
+
+#define LPDDR4__DENALI_PHY_327_READ_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PHY_327_WRITE_MASK                            0x01FF01FFU
+#define LPDDR4__DENALI_PHY_327__PHY_RX_CAL_DQS_1_MASK                0x000001FFU
+#define LPDDR4__DENALI_PHY_327__PHY_RX_CAL_DQS_1_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_327__PHY_RX_CAL_DQS_1_WIDTH                        9U
+#define LPDDR4__PHY_RX_CAL_DQS_1__REG DENALI_PHY_327
+#define LPDDR4__PHY_RX_CAL_DQS_1__FLD LPDDR4__DENALI_PHY_327__PHY_RX_CAL_DQS_1
+
+#define LPDDR4__DENALI_PHY_327__PHY_RX_CAL_FDBK_1_MASK               0x01FF0000U
+#define LPDDR4__DENALI_PHY_327__PHY_RX_CAL_FDBK_1_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_327__PHY_RX_CAL_FDBK_1_WIDTH                       9U
+#define LPDDR4__PHY_RX_CAL_FDBK_1__REG DENALI_PHY_327
+#define LPDDR4__PHY_RX_CAL_FDBK_1__FLD LPDDR4__DENALI_PHY_327__PHY_RX_CAL_FDBK_1
+
+#define LPDDR4__DENALI_PHY_328_READ_MASK                             0x071F07FFU
+#define LPDDR4__DENALI_PHY_328_WRITE_MASK                            0x071F07FFU
+#define LPDDR4__DENALI_PHY_328__PHY_PAD_RX_BIAS_EN_1_MASK            0x000007FFU
+#define LPDDR4__DENALI_PHY_328__PHY_PAD_RX_BIAS_EN_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_328__PHY_PAD_RX_BIAS_EN_1_WIDTH                   11U
+#define LPDDR4__PHY_PAD_RX_BIAS_EN_1__REG DENALI_PHY_328
+#define LPDDR4__PHY_PAD_RX_BIAS_EN_1__FLD LPDDR4__DENALI_PHY_328__PHY_PAD_RX_BIAS_EN_1
+
+#define LPDDR4__DENALI_PHY_328__PHY_STATIC_TOG_DISABLE_1_MASK        0x001F0000U
+#define LPDDR4__DENALI_PHY_328__PHY_STATIC_TOG_DISABLE_1_SHIFT               16U
+#define LPDDR4__DENALI_PHY_328__PHY_STATIC_TOG_DISABLE_1_WIDTH                5U
+#define LPDDR4__PHY_STATIC_TOG_DISABLE_1__REG DENALI_PHY_328
+#define LPDDR4__PHY_STATIC_TOG_DISABLE_1__FLD LPDDR4__DENALI_PHY_328__PHY_STATIC_TOG_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_328__PHY_FDBK_PWR_CTRL_1_MASK             0x07000000U
+#define LPDDR4__DENALI_PHY_328__PHY_FDBK_PWR_CTRL_1_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_328__PHY_FDBK_PWR_CTRL_1_WIDTH                     3U
+#define LPDDR4__PHY_FDBK_PWR_CTRL_1__REG DENALI_PHY_328
+#define LPDDR4__PHY_FDBK_PWR_CTRL_1__FLD LPDDR4__DENALI_PHY_328__PHY_FDBK_PWR_CTRL_1
+
+#define LPDDR4__DENALI_PHY_329_READ_MASK                             0x01010101U
+#define LPDDR4__DENALI_PHY_329_WRITE_MASK                            0x01010101U
+#define LPDDR4__DENALI_PHY_329__PHY_SLV_DLY_CTRL_GATE_DISABLE_1_MASK 0x00000001U
+#define LPDDR4__DENALI_PHY_329__PHY_SLV_DLY_CTRL_GATE_DISABLE_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_329__PHY_SLV_DLY_CTRL_GATE_DISABLE_1_WIDTH         1U
+#define LPDDR4__DENALI_PHY_329__PHY_SLV_DLY_CTRL_GATE_DISABLE_1_WOCLR         0U
+#define LPDDR4__DENALI_PHY_329__PHY_SLV_DLY_CTRL_GATE_DISABLE_1_WOSET         0U
+#define LPDDR4__PHY_SLV_DLY_CTRL_GATE_DISABLE_1__REG DENALI_PHY_329
+#define LPDDR4__PHY_SLV_DLY_CTRL_GATE_DISABLE_1__FLD LPDDR4__DENALI_PHY_329__PHY_SLV_DLY_CTRL_GATE_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_329__PHY_RDPATH_GATE_DISABLE_1_MASK       0x00000100U
+#define LPDDR4__DENALI_PHY_329__PHY_RDPATH_GATE_DISABLE_1_SHIFT               8U
+#define LPDDR4__DENALI_PHY_329__PHY_RDPATH_GATE_DISABLE_1_WIDTH               1U
+#define LPDDR4__DENALI_PHY_329__PHY_RDPATH_GATE_DISABLE_1_WOCLR               0U
+#define LPDDR4__DENALI_PHY_329__PHY_RDPATH_GATE_DISABLE_1_WOSET               0U
+#define LPDDR4__PHY_RDPATH_GATE_DISABLE_1__REG DENALI_PHY_329
+#define LPDDR4__PHY_RDPATH_GATE_DISABLE_1__FLD LPDDR4__DENALI_PHY_329__PHY_RDPATH_GATE_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_329__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_MASK 0x00010000U
+#define LPDDR4__DENALI_PHY_329__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_SHIFT      16U
+#define LPDDR4__DENALI_PHY_329__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_WIDTH       1U
+#define LPDDR4__DENALI_PHY_329__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_WOCLR       0U
+#define LPDDR4__DENALI_PHY_329__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1_WOSET       0U
+#define LPDDR4__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1__REG DENALI_PHY_329
+#define LPDDR4__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1__FLD LPDDR4__DENALI_PHY_329__PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_329__PHY_SLICE_PWR_RDC_DISABLE_1_MASK     0x01000000U
+#define LPDDR4__DENALI_PHY_329__PHY_SLICE_PWR_RDC_DISABLE_1_SHIFT            24U
+#define LPDDR4__DENALI_PHY_329__PHY_SLICE_PWR_RDC_DISABLE_1_WIDTH             1U
+#define LPDDR4__DENALI_PHY_329__PHY_SLICE_PWR_RDC_DISABLE_1_WOCLR             0U
+#define LPDDR4__DENALI_PHY_329__PHY_SLICE_PWR_RDC_DISABLE_1_WOSET             0U
+#define LPDDR4__PHY_SLICE_PWR_RDC_DISABLE_1__REG DENALI_PHY_329
+#define LPDDR4__PHY_SLICE_PWR_RDC_DISABLE_1__FLD LPDDR4__DENALI_PHY_329__PHY_SLICE_PWR_RDC_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_330_READ_MASK                             0x07FFFF07U
+#define LPDDR4__DENALI_PHY_330_WRITE_MASK                            0x07FFFF07U
+#define LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_ENABLE_1_MASK            0x00000007U
+#define LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_ENABLE_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_ENABLE_1_WIDTH                    3U
+#define LPDDR4__PHY_DQ_TSEL_ENABLE_1__REG DENALI_PHY_330
+#define LPDDR4__PHY_DQ_TSEL_ENABLE_1__FLD LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_ENABLE_1
+
+#define LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_SELECT_1_MASK            0x00FFFF00U
+#define LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_SELECT_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_SELECT_1_WIDTH                   16U
+#define LPDDR4__PHY_DQ_TSEL_SELECT_1__REG DENALI_PHY_330
+#define LPDDR4__PHY_DQ_TSEL_SELECT_1__FLD LPDDR4__DENALI_PHY_330__PHY_DQ_TSEL_SELECT_1
+
+#define LPDDR4__DENALI_PHY_330__PHY_DQS_TSEL_ENABLE_1_MASK           0x07000000U
+#define LPDDR4__DENALI_PHY_330__PHY_DQS_TSEL_ENABLE_1_SHIFT                  24U
+#define LPDDR4__DENALI_PHY_330__PHY_DQS_TSEL_ENABLE_1_WIDTH                   3U
+#define LPDDR4__PHY_DQS_TSEL_ENABLE_1__REG DENALI_PHY_330
+#define LPDDR4__PHY_DQS_TSEL_ENABLE_1__FLD LPDDR4__DENALI_PHY_330__PHY_DQS_TSEL_ENABLE_1
+
+#define LPDDR4__DENALI_PHY_331_READ_MASK                             0x7F03FFFFU
+#define LPDDR4__DENALI_PHY_331_WRITE_MASK                            0x7F03FFFFU
+#define LPDDR4__DENALI_PHY_331__PHY_DQS_TSEL_SELECT_1_MASK           0x0000FFFFU
+#define LPDDR4__DENALI_PHY_331__PHY_DQS_TSEL_SELECT_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_331__PHY_DQS_TSEL_SELECT_1_WIDTH                  16U
+#define LPDDR4__PHY_DQS_TSEL_SELECT_1__REG DENALI_PHY_331
+#define LPDDR4__PHY_DQS_TSEL_SELECT_1__FLD LPDDR4__DENALI_PHY_331__PHY_DQS_TSEL_SELECT_1
+
+#define LPDDR4__DENALI_PHY_331__PHY_TWO_CYC_PREAMBLE_1_MASK          0x00030000U
+#define LPDDR4__DENALI_PHY_331__PHY_TWO_CYC_PREAMBLE_1_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_331__PHY_TWO_CYC_PREAMBLE_1_WIDTH                  2U
+#define LPDDR4__PHY_TWO_CYC_PREAMBLE_1__REG DENALI_PHY_331
+#define LPDDR4__PHY_TWO_CYC_PREAMBLE_1__FLD LPDDR4__DENALI_PHY_331__PHY_TWO_CYC_PREAMBLE_1
+
+#define LPDDR4__DENALI_PHY_331__PHY_VREF_INITIAL_START_POINT_1_MASK  0x7F000000U
+#define LPDDR4__DENALI_PHY_331__PHY_VREF_INITIAL_START_POINT_1_SHIFT         24U
+#define LPDDR4__DENALI_PHY_331__PHY_VREF_INITIAL_START_POINT_1_WIDTH          7U
+#define LPDDR4__PHY_VREF_INITIAL_START_POINT_1__REG DENALI_PHY_331
+#define LPDDR4__PHY_VREF_INITIAL_START_POINT_1__FLD LPDDR4__DENALI_PHY_331__PHY_VREF_INITIAL_START_POINT_1
+
+#define LPDDR4__DENALI_PHY_332_READ_MASK                             0xFF01037FU
+#define LPDDR4__DENALI_PHY_332_WRITE_MASK                            0xFF01037FU
+#define LPDDR4__DENALI_PHY_332__PHY_VREF_INITIAL_STOP_POINT_1_MASK   0x0000007FU
+#define LPDDR4__DENALI_PHY_332__PHY_VREF_INITIAL_STOP_POINT_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_332__PHY_VREF_INITIAL_STOP_POINT_1_WIDTH           7U
+#define LPDDR4__PHY_VREF_INITIAL_STOP_POINT_1__REG DENALI_PHY_332
+#define LPDDR4__PHY_VREF_INITIAL_STOP_POINT_1__FLD LPDDR4__DENALI_PHY_332__PHY_VREF_INITIAL_STOP_POINT_1
+
+#define LPDDR4__DENALI_PHY_332__PHY_VREF_TRAINING_CTRL_1_MASK        0x00000300U
+#define LPDDR4__DENALI_PHY_332__PHY_VREF_TRAINING_CTRL_1_SHIFT                8U
+#define LPDDR4__DENALI_PHY_332__PHY_VREF_TRAINING_CTRL_1_WIDTH                2U
+#define LPDDR4__PHY_VREF_TRAINING_CTRL_1__REG DENALI_PHY_332
+#define LPDDR4__PHY_VREF_TRAINING_CTRL_1__FLD LPDDR4__DENALI_PHY_332__PHY_VREF_TRAINING_CTRL_1
+
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_TRAIN_EN_1_MASK              0x00010000U
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_TRAIN_EN_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_TRAIN_EN_1_WIDTH                      1U
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_TRAIN_EN_1_WOCLR                      0U
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_TRAIN_EN_1_WOSET                      0U
+#define LPDDR4__PHY_NTP_TRAIN_EN_1__REG DENALI_PHY_332
+#define LPDDR4__PHY_NTP_TRAIN_EN_1__FLD LPDDR4__DENALI_PHY_332__PHY_NTP_TRAIN_EN_1
+
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_WDQ_STEP_SIZE_1_MASK         0xFF000000U
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_WDQ_STEP_SIZE_1_SHIFT                24U
+#define LPDDR4__DENALI_PHY_332__PHY_NTP_WDQ_STEP_SIZE_1_WIDTH                 8U
+#define LPDDR4__PHY_NTP_WDQ_STEP_SIZE_1__REG DENALI_PHY_332
+#define LPDDR4__PHY_NTP_WDQ_STEP_SIZE_1__FLD LPDDR4__DENALI_PHY_332__PHY_NTP_WDQ_STEP_SIZE_1
+
+#define LPDDR4__DENALI_PHY_333_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_333_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_START_1_MASK             0x000007FFU
+#define LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_START_1_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_START_1_WIDTH                    11U
+#define LPDDR4__PHY_NTP_WDQ_START_1__REG DENALI_PHY_333
+#define LPDDR4__PHY_NTP_WDQ_START_1__FLD LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_START_1
+
+#define LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_STOP_1_MASK              0x07FF0000U
+#define LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_STOP_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_STOP_1_WIDTH                     11U
+#define LPDDR4__PHY_NTP_WDQ_STOP_1__REG DENALI_PHY_333
+#define LPDDR4__PHY_NTP_WDQ_STOP_1__FLD LPDDR4__DENALI_PHY_333__PHY_NTP_WDQ_STOP_1
+
+#define LPDDR4__DENALI_PHY_334_READ_MASK                             0x0103FFFFU
+#define LPDDR4__DENALI_PHY_334_WRITE_MASK                            0x0103FFFFU
+#define LPDDR4__DENALI_PHY_334__PHY_NTP_WDQ_BIT_EN_1_MASK            0x000000FFU
+#define LPDDR4__DENALI_PHY_334__PHY_NTP_WDQ_BIT_EN_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_334__PHY_NTP_WDQ_BIT_EN_1_WIDTH                    8U
+#define LPDDR4__PHY_NTP_WDQ_BIT_EN_1__REG DENALI_PHY_334
+#define LPDDR4__PHY_NTP_WDQ_BIT_EN_1__FLD LPDDR4__DENALI_PHY_334__PHY_NTP_WDQ_BIT_EN_1
+
+#define LPDDR4__DENALI_PHY_334__PHY_WDQLVL_DVW_MIN_1_MASK            0x0003FF00U
+#define LPDDR4__DENALI_PHY_334__PHY_WDQLVL_DVW_MIN_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_334__PHY_WDQLVL_DVW_MIN_1_WIDTH                   10U
+#define LPDDR4__PHY_WDQLVL_DVW_MIN_1__REG DENALI_PHY_334
+#define LPDDR4__PHY_WDQLVL_DVW_MIN_1__FLD LPDDR4__DENALI_PHY_334__PHY_WDQLVL_DVW_MIN_1
+
+#define LPDDR4__DENALI_PHY_334__PHY_SW_WDQLVL_DVW_MIN_EN_1_MASK      0x01000000U
+#define LPDDR4__DENALI_PHY_334__PHY_SW_WDQLVL_DVW_MIN_EN_1_SHIFT             24U
+#define LPDDR4__DENALI_PHY_334__PHY_SW_WDQLVL_DVW_MIN_EN_1_WIDTH              1U
+#define LPDDR4__DENALI_PHY_334__PHY_SW_WDQLVL_DVW_MIN_EN_1_WOCLR              0U
+#define LPDDR4__DENALI_PHY_334__PHY_SW_WDQLVL_DVW_MIN_EN_1_WOSET              0U
+#define LPDDR4__PHY_SW_WDQLVL_DVW_MIN_EN_1__REG DENALI_PHY_334
+#define LPDDR4__PHY_SW_WDQLVL_DVW_MIN_EN_1__FLD LPDDR4__DENALI_PHY_334__PHY_SW_WDQLVL_DVW_MIN_EN_1
+
+#define LPDDR4__DENALI_PHY_335_READ_MASK                             0x1F1F0F3FU
+#define LPDDR4__DENALI_PHY_335_WRITE_MASK                            0x1F1F0F3FU
+#define LPDDR4__DENALI_PHY_335__PHY_WDQLVL_PER_START_OFFSET_1_MASK   0x0000003FU
+#define LPDDR4__DENALI_PHY_335__PHY_WDQLVL_PER_START_OFFSET_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_335__PHY_WDQLVL_PER_START_OFFSET_1_WIDTH           6U
+#define LPDDR4__PHY_WDQLVL_PER_START_OFFSET_1__REG DENALI_PHY_335
+#define LPDDR4__PHY_WDQLVL_PER_START_OFFSET_1__FLD LPDDR4__DENALI_PHY_335__PHY_WDQLVL_PER_START_OFFSET_1
+
+#define LPDDR4__DENALI_PHY_335__PHY_FAST_LVL_EN_1_MASK               0x00000F00U
+#define LPDDR4__DENALI_PHY_335__PHY_FAST_LVL_EN_1_SHIFT                       8U
+#define LPDDR4__DENALI_PHY_335__PHY_FAST_LVL_EN_1_WIDTH                       4U
+#define LPDDR4__PHY_FAST_LVL_EN_1__REG DENALI_PHY_335
+#define LPDDR4__PHY_FAST_LVL_EN_1__FLD LPDDR4__DENALI_PHY_335__PHY_FAST_LVL_EN_1
+
+#define LPDDR4__DENALI_PHY_335__PHY_PAD_TX_DCD_1_MASK                0x001F0000U
+#define LPDDR4__DENALI_PHY_335__PHY_PAD_TX_DCD_1_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_335__PHY_PAD_TX_DCD_1_WIDTH                        5U
+#define LPDDR4__PHY_PAD_TX_DCD_1__REG DENALI_PHY_335
+#define LPDDR4__PHY_PAD_TX_DCD_1__FLD LPDDR4__DENALI_PHY_335__PHY_PAD_TX_DCD_1
+
+#define LPDDR4__DENALI_PHY_335__PHY_PAD_RX_DCD_0_1_MASK              0x1F000000U
+#define LPDDR4__DENALI_PHY_335__PHY_PAD_RX_DCD_0_1_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_335__PHY_PAD_RX_DCD_0_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_0_1__REG DENALI_PHY_335
+#define LPDDR4__PHY_PAD_RX_DCD_0_1__FLD LPDDR4__DENALI_PHY_335__PHY_PAD_RX_DCD_0_1
+
+#define LPDDR4__DENALI_PHY_336_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_336_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_1_1_MASK              0x0000001FU
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_1_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_1_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_1_1__REG DENALI_PHY_336
+#define LPDDR4__PHY_PAD_RX_DCD_1_1__FLD LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_1_1
+
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_2_1_MASK              0x00001F00U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_2_1_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_2_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_2_1__REG DENALI_PHY_336
+#define LPDDR4__PHY_PAD_RX_DCD_2_1__FLD LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_2_1
+
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_3_1_MASK              0x001F0000U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_3_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_3_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_3_1__REG DENALI_PHY_336
+#define LPDDR4__PHY_PAD_RX_DCD_3_1__FLD LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_3_1
+
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_4_1_MASK              0x1F000000U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_4_1_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_4_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_4_1__REG DENALI_PHY_336
+#define LPDDR4__PHY_PAD_RX_DCD_4_1__FLD LPDDR4__DENALI_PHY_336__PHY_PAD_RX_DCD_4_1
+
+#define LPDDR4__DENALI_PHY_337_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_337_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_5_1_MASK              0x0000001FU
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_5_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_5_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_5_1__REG DENALI_PHY_337
+#define LPDDR4__PHY_PAD_RX_DCD_5_1__FLD LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_5_1
+
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_6_1_MASK              0x00001F00U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_6_1_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_6_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_6_1__REG DENALI_PHY_337
+#define LPDDR4__PHY_PAD_RX_DCD_6_1__FLD LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_6_1
+
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_7_1_MASK              0x001F0000U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_7_1_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_7_1_WIDTH                      5U
+#define LPDDR4__PHY_PAD_RX_DCD_7_1__REG DENALI_PHY_337
+#define LPDDR4__PHY_PAD_RX_DCD_7_1__FLD LPDDR4__DENALI_PHY_337__PHY_PAD_RX_DCD_7_1
+
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_DM_RX_DCD_1_MASK             0x1F000000U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_DM_RX_DCD_1_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_337__PHY_PAD_DM_RX_DCD_1_WIDTH                     5U
+#define LPDDR4__PHY_PAD_DM_RX_DCD_1__REG DENALI_PHY_337
+#define LPDDR4__PHY_PAD_DM_RX_DCD_1__FLD LPDDR4__DENALI_PHY_337__PHY_PAD_DM_RX_DCD_1
+
+#define LPDDR4__DENALI_PHY_338_READ_MASK                             0x007F1F1FU
+#define LPDDR4__DENALI_PHY_338_WRITE_MASK                            0x007F1F1FU
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_DQS_RX_DCD_1_MASK            0x0000001FU
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_DQS_RX_DCD_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_DQS_RX_DCD_1_WIDTH                    5U
+#define LPDDR4__PHY_PAD_DQS_RX_DCD_1__REG DENALI_PHY_338
+#define LPDDR4__PHY_PAD_DQS_RX_DCD_1__FLD LPDDR4__DENALI_PHY_338__PHY_PAD_DQS_RX_DCD_1
+
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_FDBK_RX_DCD_1_MASK           0x00001F00U
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_FDBK_RX_DCD_1_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_FDBK_RX_DCD_1_WIDTH                   5U
+#define LPDDR4__PHY_PAD_FDBK_RX_DCD_1__REG DENALI_PHY_338
+#define LPDDR4__PHY_PAD_FDBK_RX_DCD_1__FLD LPDDR4__DENALI_PHY_338__PHY_PAD_FDBK_RX_DCD_1
+
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_DSLICE_IO_CFG_1_MASK         0x007F0000U
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_DSLICE_IO_CFG_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_338__PHY_PAD_DSLICE_IO_CFG_1_WIDTH                 7U
+#define LPDDR4__PHY_PAD_DSLICE_IO_CFG_1__REG DENALI_PHY_338
+#define LPDDR4__PHY_PAD_DSLICE_IO_CFG_1__FLD LPDDR4__DENALI_PHY_338__PHY_PAD_DSLICE_IO_CFG_1
+
+#define LPDDR4__DENALI_PHY_339_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_339_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_339__PHY_RDDQ0_SLAVE_DELAY_1_MASK         0x000003FFU
+#define LPDDR4__DENALI_PHY_339__PHY_RDDQ0_SLAVE_DELAY_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_339__PHY_RDDQ0_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ0_SLAVE_DELAY_1__REG DENALI_PHY_339
+#define LPDDR4__PHY_RDDQ0_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_339__PHY_RDDQ0_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_339__PHY_RDDQ1_SLAVE_DELAY_1_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PHY_339__PHY_RDDQ1_SLAVE_DELAY_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_339__PHY_RDDQ1_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ1_SLAVE_DELAY_1__REG DENALI_PHY_339
+#define LPDDR4__PHY_RDDQ1_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_339__PHY_RDDQ1_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_340_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_340_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_340__PHY_RDDQ2_SLAVE_DELAY_1_MASK         0x000003FFU
+#define LPDDR4__DENALI_PHY_340__PHY_RDDQ2_SLAVE_DELAY_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_340__PHY_RDDQ2_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ2_SLAVE_DELAY_1__REG DENALI_PHY_340
+#define LPDDR4__PHY_RDDQ2_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_340__PHY_RDDQ2_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_340__PHY_RDDQ3_SLAVE_DELAY_1_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PHY_340__PHY_RDDQ3_SLAVE_DELAY_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_340__PHY_RDDQ3_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ3_SLAVE_DELAY_1__REG DENALI_PHY_340
+#define LPDDR4__PHY_RDDQ3_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_340__PHY_RDDQ3_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_341_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_341_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_341__PHY_RDDQ4_SLAVE_DELAY_1_MASK         0x000003FFU
+#define LPDDR4__DENALI_PHY_341__PHY_RDDQ4_SLAVE_DELAY_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_341__PHY_RDDQ4_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ4_SLAVE_DELAY_1__REG DENALI_PHY_341
+#define LPDDR4__PHY_RDDQ4_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_341__PHY_RDDQ4_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_341__PHY_RDDQ5_SLAVE_DELAY_1_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PHY_341__PHY_RDDQ5_SLAVE_DELAY_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_341__PHY_RDDQ5_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ5_SLAVE_DELAY_1__REG DENALI_PHY_341
+#define LPDDR4__PHY_RDDQ5_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_341__PHY_RDDQ5_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_342_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_342_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_342__PHY_RDDQ6_SLAVE_DELAY_1_MASK         0x000003FFU
+#define LPDDR4__DENALI_PHY_342__PHY_RDDQ6_SLAVE_DELAY_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_342__PHY_RDDQ6_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ6_SLAVE_DELAY_1__REG DENALI_PHY_342
+#define LPDDR4__PHY_RDDQ6_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_342__PHY_RDDQ6_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_342__PHY_RDDQ7_SLAVE_DELAY_1_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PHY_342__PHY_RDDQ7_SLAVE_DELAY_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_342__PHY_RDDQ7_SLAVE_DELAY_1_WIDTH                10U
+#define LPDDR4__PHY_RDDQ7_SLAVE_DELAY_1__REG DENALI_PHY_342
+#define LPDDR4__PHY_RDDQ7_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_342__PHY_RDDQ7_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_343_READ_MASK                             0x1F0703FFU
+#define LPDDR4__DENALI_PHY_343_WRITE_MASK                            0x1F0703FFU
+#define LPDDR4__DENALI_PHY_343__PHY_RDDM_SLAVE_DELAY_1_MASK          0x000003FFU
+#define LPDDR4__DENALI_PHY_343__PHY_RDDM_SLAVE_DELAY_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_343__PHY_RDDM_SLAVE_DELAY_1_WIDTH                 10U
+#define LPDDR4__PHY_RDDM_SLAVE_DELAY_1__REG DENALI_PHY_343
+#define LPDDR4__PHY_RDDM_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_343__PHY_RDDM_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_343__PHY_RX_PCLK_CLK_SEL_1_MASK           0x00070000U
+#define LPDDR4__DENALI_PHY_343__PHY_RX_PCLK_CLK_SEL_1_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_343__PHY_RX_PCLK_CLK_SEL_1_WIDTH                   3U
+#define LPDDR4__PHY_RX_PCLK_CLK_SEL_1__REG DENALI_PHY_343
+#define LPDDR4__PHY_RX_PCLK_CLK_SEL_1__FLD LPDDR4__DENALI_PHY_343__PHY_RX_PCLK_CLK_SEL_1
+
+#define LPDDR4__DENALI_PHY_343__PHY_RX_CAL_ALL_DLY_1_MASK            0x1F000000U
+#define LPDDR4__DENALI_PHY_343__PHY_RX_CAL_ALL_DLY_1_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_343__PHY_RX_CAL_ALL_DLY_1_WIDTH                    5U
+#define LPDDR4__PHY_RX_CAL_ALL_DLY_1__REG DENALI_PHY_343
+#define LPDDR4__PHY_RX_CAL_ALL_DLY_1__FLD LPDDR4__DENALI_PHY_343__PHY_RX_CAL_ALL_DLY_1
+
+#define LPDDR4__DENALI_PHY_344_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_344_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_OE_TIMING_1_MASK              0x000000FFU
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_OE_TIMING_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_OE_TIMING_1_WIDTH                      8U
+#define LPDDR4__PHY_DQ_OE_TIMING_1__REG DENALI_PHY_344
+#define LPDDR4__PHY_DQ_OE_TIMING_1__FLD LPDDR4__DENALI_PHY_344__PHY_DQ_OE_TIMING_1
+
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_RD_TIMING_1_MASK         0x0000FF00U
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_RD_TIMING_1_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_RD_TIMING_1_WIDTH                 8U
+#define LPDDR4__PHY_DQ_TSEL_RD_TIMING_1__REG DENALI_PHY_344
+#define LPDDR4__PHY_DQ_TSEL_RD_TIMING_1__FLD LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_RD_TIMING_1
+
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_WR_TIMING_1_MASK         0x00FF0000U
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_WR_TIMING_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_WR_TIMING_1_WIDTH                 8U
+#define LPDDR4__PHY_DQ_TSEL_WR_TIMING_1__REG DENALI_PHY_344
+#define LPDDR4__PHY_DQ_TSEL_WR_TIMING_1__FLD LPDDR4__DENALI_PHY_344__PHY_DQ_TSEL_WR_TIMING_1
+
+#define LPDDR4__DENALI_PHY_344__PHY_DQS_OE_TIMING_1_MASK             0xFF000000U
+#define LPDDR4__DENALI_PHY_344__PHY_DQS_OE_TIMING_1_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_344__PHY_DQS_OE_TIMING_1_WIDTH                     8U
+#define LPDDR4__PHY_DQS_OE_TIMING_1__REG DENALI_PHY_344
+#define LPDDR4__PHY_DQS_OE_TIMING_1__FLD LPDDR4__DENALI_PHY_344__PHY_DQS_OE_TIMING_1
+
+#define LPDDR4__DENALI_PHY_345_READ_MASK                             0xFFFFFF0FU
+#define LPDDR4__DENALI_PHY_345_WRITE_MASK                            0xFFFFFF0FU
+#define LPDDR4__DENALI_PHY_345__PHY_IO_PAD_DELAY_TIMING_1_MASK       0x0000000FU
+#define LPDDR4__DENALI_PHY_345__PHY_IO_PAD_DELAY_TIMING_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_345__PHY_IO_PAD_DELAY_TIMING_1_WIDTH               4U
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_1__REG DENALI_PHY_345
+#define LPDDR4__PHY_IO_PAD_DELAY_TIMING_1__FLD LPDDR4__DENALI_PHY_345__PHY_IO_PAD_DELAY_TIMING_1
+
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_RD_TIMING_1_MASK        0x0000FF00U
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_RD_TIMING_1_SHIFT                8U
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_RD_TIMING_1_WIDTH                8U
+#define LPDDR4__PHY_DQS_TSEL_RD_TIMING_1__REG DENALI_PHY_345
+#define LPDDR4__PHY_DQS_TSEL_RD_TIMING_1__FLD LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_RD_TIMING_1
+
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_OE_RD_TIMING_1_MASK          0x00FF0000U
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_OE_RD_TIMING_1_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_OE_RD_TIMING_1_WIDTH                  8U
+#define LPDDR4__PHY_DQS_OE_RD_TIMING_1__REG DENALI_PHY_345
+#define LPDDR4__PHY_DQS_OE_RD_TIMING_1__FLD LPDDR4__DENALI_PHY_345__PHY_DQS_OE_RD_TIMING_1
+
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_WR_TIMING_1_MASK        0xFF000000U
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_WR_TIMING_1_SHIFT               24U
+#define LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_WR_TIMING_1_WIDTH                8U
+#define LPDDR4__PHY_DQS_TSEL_WR_TIMING_1__REG DENALI_PHY_345
+#define LPDDR4__PHY_DQS_TSEL_WR_TIMING_1__FLD LPDDR4__DENALI_PHY_345__PHY_DQS_TSEL_WR_TIMING_1
+
+#define LPDDR4__DENALI_PHY_346_READ_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_346_WRITE_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_346__PHY_VREF_SETTING_TIME_1_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_PHY_346__PHY_VREF_SETTING_TIME_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_346__PHY_VREF_SETTING_TIME_1_WIDTH                16U
+#define LPDDR4__PHY_VREF_SETTING_TIME_1__REG DENALI_PHY_346
+#define LPDDR4__PHY_VREF_SETTING_TIME_1__FLD LPDDR4__DENALI_PHY_346__PHY_VREF_SETTING_TIME_1
+
+#define LPDDR4__DENALI_PHY_346__PHY_PAD_VREF_CTRL_DQ_1_MASK          0x0FFF0000U
+#define LPDDR4__DENALI_PHY_346__PHY_PAD_VREF_CTRL_DQ_1_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_346__PHY_PAD_VREF_CTRL_DQ_1_WIDTH                 12U
+#define LPDDR4__PHY_PAD_VREF_CTRL_DQ_1__REG DENALI_PHY_346
+#define LPDDR4__PHY_PAD_VREF_CTRL_DQ_1__FLD LPDDR4__DENALI_PHY_346__PHY_PAD_VREF_CTRL_DQ_1
+
+#define LPDDR4__DENALI_PHY_347_READ_MASK                             0x0303FFFFU
+#define LPDDR4__DENALI_PHY_347_WRITE_MASK                            0x0303FFFFU
+#define LPDDR4__DENALI_PHY_347__PHY_DQ_IE_TIMING_1_MASK              0x000000FFU
+#define LPDDR4__DENALI_PHY_347__PHY_DQ_IE_TIMING_1_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_347__PHY_DQ_IE_TIMING_1_WIDTH                      8U
+#define LPDDR4__PHY_DQ_IE_TIMING_1__REG DENALI_PHY_347
+#define LPDDR4__PHY_DQ_IE_TIMING_1__FLD LPDDR4__DENALI_PHY_347__PHY_DQ_IE_TIMING_1
+
+#define LPDDR4__DENALI_PHY_347__PHY_DQS_IE_TIMING_1_MASK             0x0000FF00U
+#define LPDDR4__DENALI_PHY_347__PHY_DQS_IE_TIMING_1_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_347__PHY_DQS_IE_TIMING_1_WIDTH                     8U
+#define LPDDR4__PHY_DQS_IE_TIMING_1__REG DENALI_PHY_347
+#define LPDDR4__PHY_DQS_IE_TIMING_1__FLD LPDDR4__DENALI_PHY_347__PHY_DQS_IE_TIMING_1
+
+#define LPDDR4__DENALI_PHY_347__PHY_RDDATA_EN_IE_DLY_1_MASK          0x00030000U
+#define LPDDR4__DENALI_PHY_347__PHY_RDDATA_EN_IE_DLY_1_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_347__PHY_RDDATA_EN_IE_DLY_1_WIDTH                  2U
+#define LPDDR4__PHY_RDDATA_EN_IE_DLY_1__REG DENALI_PHY_347
+#define LPDDR4__PHY_RDDATA_EN_IE_DLY_1__FLD LPDDR4__DENALI_PHY_347__PHY_RDDATA_EN_IE_DLY_1
+
+#define LPDDR4__DENALI_PHY_347__PHY_IE_MODE_1_MASK                   0x03000000U
+#define LPDDR4__DENALI_PHY_347__PHY_IE_MODE_1_SHIFT                          24U
+#define LPDDR4__DENALI_PHY_347__PHY_IE_MODE_1_WIDTH                           2U
+#define LPDDR4__PHY_IE_MODE_1__REG DENALI_PHY_347
+#define LPDDR4__PHY_IE_MODE_1__FLD LPDDR4__DENALI_PHY_347__PHY_IE_MODE_1
+
+#define LPDDR4__DENALI_PHY_348_READ_MASK                             0x1F1F0103U
+#define LPDDR4__DENALI_PHY_348_WRITE_MASK                            0x1F1F0103U
+#define LPDDR4__DENALI_PHY_348__PHY_DBI_MODE_1_MASK                  0x00000003U
+#define LPDDR4__DENALI_PHY_348__PHY_DBI_MODE_1_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_348__PHY_DBI_MODE_1_WIDTH                          2U
+#define LPDDR4__PHY_DBI_MODE_1__REG DENALI_PHY_348
+#define LPDDR4__PHY_DBI_MODE_1__FLD LPDDR4__DENALI_PHY_348__PHY_DBI_MODE_1
+
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_IE_ON_1_MASK              0x00000100U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_IE_ON_1_SHIFT                      8U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_IE_ON_1_WIDTH                      1U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_IE_ON_1_WOCLR                      0U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_IE_ON_1_WOSET                      0U
+#define LPDDR4__PHY_WDQLVL_IE_ON_1__REG DENALI_PHY_348
+#define LPDDR4__PHY_WDQLVL_IE_ON_1__FLD LPDDR4__DENALI_PHY_348__PHY_WDQLVL_IE_ON_1
+
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_DLY_1_MASK      0x001F0000U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_DLY_1_SHIFT             16U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_DLY_1_WIDTH              5U
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_DLY_1__REG DENALI_PHY_348
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_DLY_1__FLD LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_DLY_1
+
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1_MASK 0x1F000000U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1_SHIFT        24U
+#define LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1_WIDTH         5U
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1__REG DENALI_PHY_348
+#define LPDDR4__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1__FLD LPDDR4__DENALI_PHY_348__PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1
+
+#define LPDDR4__DENALI_PHY_349_READ_MASK                             0x000F1F1FU
+#define LPDDR4__DENALI_PHY_349_WRITE_MASK                            0x000F1F1FU
+#define LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_TSEL_DLY_1_MASK        0x0000001FU
+#define LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_TSEL_DLY_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_TSEL_DLY_1_WIDTH                5U
+#define LPDDR4__PHY_RDDATA_EN_TSEL_DLY_1__REG DENALI_PHY_349
+#define LPDDR4__PHY_RDDATA_EN_TSEL_DLY_1__FLD LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_TSEL_DLY_1
+
+#define LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_OE_DLY_1_MASK          0x00001F00U
+#define LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_OE_DLY_1_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_OE_DLY_1_WIDTH                  5U
+#define LPDDR4__PHY_RDDATA_EN_OE_DLY_1__REG DENALI_PHY_349
+#define LPDDR4__PHY_RDDATA_EN_OE_DLY_1__FLD LPDDR4__DENALI_PHY_349__PHY_RDDATA_EN_OE_DLY_1
+
+#define LPDDR4__DENALI_PHY_349__PHY_SW_MASTER_MODE_1_MASK            0x000F0000U
+#define LPDDR4__DENALI_PHY_349__PHY_SW_MASTER_MODE_1_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_349__PHY_SW_MASTER_MODE_1_WIDTH                    4U
+#define LPDDR4__PHY_SW_MASTER_MODE_1__REG DENALI_PHY_349
+#define LPDDR4__PHY_SW_MASTER_MODE_1__FLD LPDDR4__DENALI_PHY_349__PHY_SW_MASTER_MODE_1
+
+#define LPDDR4__DENALI_PHY_350_READ_MASK                             0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_350_WRITE_MASK                            0xFF3F07FFU
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_START_1_MASK        0x000007FFU
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_START_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_START_1_WIDTH               11U
+#define LPDDR4__PHY_MASTER_DELAY_START_1__REG DENALI_PHY_350
+#define LPDDR4__PHY_MASTER_DELAY_START_1__FLD LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_START_1
+
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_STEP_1_MASK         0x003F0000U
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_STEP_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_STEP_1_WIDTH                 6U
+#define LPDDR4__PHY_MASTER_DELAY_STEP_1__REG DENALI_PHY_350
+#define LPDDR4__PHY_MASTER_DELAY_STEP_1__FLD LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_STEP_1
+
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_WAIT_1_MASK         0xFF000000U
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_WAIT_1_SHIFT                24U
+#define LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_WAIT_1_WIDTH                 8U
+#define LPDDR4__PHY_MASTER_DELAY_WAIT_1__REG DENALI_PHY_350
+#define LPDDR4__PHY_MASTER_DELAY_WAIT_1__FLD LPDDR4__DENALI_PHY_350__PHY_MASTER_DELAY_WAIT_1
+
+#define LPDDR4__DENALI_PHY_351_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_351_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_351__PHY_MASTER_DELAY_HALF_MEASURE_1_MASK 0x000000FFU
+#define LPDDR4__DENALI_PHY_351__PHY_MASTER_DELAY_HALF_MEASURE_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_351__PHY_MASTER_DELAY_HALF_MEASURE_1_WIDTH         8U
+#define LPDDR4__PHY_MASTER_DELAY_HALF_MEASURE_1__REG DENALI_PHY_351
+#define LPDDR4__PHY_MASTER_DELAY_HALF_MEASURE_1__FLD LPDDR4__DENALI_PHY_351__PHY_MASTER_DELAY_HALF_MEASURE_1
+
+#define LPDDR4__DENALI_PHY_351__PHY_RPTR_UPDATE_1_MASK               0x00000F00U
+#define LPDDR4__DENALI_PHY_351__PHY_RPTR_UPDATE_1_SHIFT                       8U
+#define LPDDR4__DENALI_PHY_351__PHY_RPTR_UPDATE_1_WIDTH                       4U
+#define LPDDR4__PHY_RPTR_UPDATE_1__REG DENALI_PHY_351
+#define LPDDR4__PHY_RPTR_UPDATE_1__FLD LPDDR4__DENALI_PHY_351__PHY_RPTR_UPDATE_1
+
+#define LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_STEP_1_MASK            0x00FF0000U
+#define LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_STEP_1_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_STEP_1_WIDTH                    8U
+#define LPDDR4__PHY_WRLVL_DLY_STEP_1__REG DENALI_PHY_351
+#define LPDDR4__PHY_WRLVL_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_FINE_STEP_1_MASK       0x0F000000U
+#define LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_FINE_STEP_1_SHIFT              24U
+#define LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_FINE_STEP_1_WIDTH               4U
+#define LPDDR4__PHY_WRLVL_DLY_FINE_STEP_1__REG DENALI_PHY_351
+#define LPDDR4__PHY_WRLVL_DLY_FINE_STEP_1__FLD LPDDR4__DENALI_PHY_351__PHY_WRLVL_DLY_FINE_STEP_1
+
+#define LPDDR4__DENALI_PHY_352_READ_MASK                             0x001F0F3FU
+#define LPDDR4__DENALI_PHY_352_WRITE_MASK                            0x001F0F3FU
+#define LPDDR4__DENALI_PHY_352__PHY_WRLVL_RESP_WAIT_CNT_1_MASK       0x0000003FU
+#define LPDDR4__DENALI_PHY_352__PHY_WRLVL_RESP_WAIT_CNT_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_352__PHY_WRLVL_RESP_WAIT_CNT_1_WIDTH               6U
+#define LPDDR4__PHY_WRLVL_RESP_WAIT_CNT_1__REG DENALI_PHY_352
+#define LPDDR4__PHY_WRLVL_RESP_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_352__PHY_WRLVL_RESP_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_352__PHY_GTLVL_DLY_STEP_1_MASK            0x00000F00U
+#define LPDDR4__DENALI_PHY_352__PHY_GTLVL_DLY_STEP_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_352__PHY_GTLVL_DLY_STEP_1_WIDTH                    4U
+#define LPDDR4__PHY_GTLVL_DLY_STEP_1__REG DENALI_PHY_352
+#define LPDDR4__PHY_GTLVL_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_352__PHY_GTLVL_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_352__PHY_GTLVL_RESP_WAIT_CNT_1_MASK       0x001F0000U
+#define LPDDR4__DENALI_PHY_352__PHY_GTLVL_RESP_WAIT_CNT_1_SHIFT              16U
+#define LPDDR4__DENALI_PHY_352__PHY_GTLVL_RESP_WAIT_CNT_1_WIDTH               5U
+#define LPDDR4__PHY_GTLVL_RESP_WAIT_CNT_1__REG DENALI_PHY_352
+#define LPDDR4__PHY_GTLVL_RESP_WAIT_CNT_1__FLD LPDDR4__DENALI_PHY_352__PHY_GTLVL_RESP_WAIT_CNT_1
+
+#define LPDDR4__DENALI_PHY_353_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_353_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_353__PHY_GTLVL_BACK_STEP_1_MASK           0x000003FFU
+#define LPDDR4__DENALI_PHY_353__PHY_GTLVL_BACK_STEP_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_353__PHY_GTLVL_BACK_STEP_1_WIDTH                  10U
+#define LPDDR4__PHY_GTLVL_BACK_STEP_1__REG DENALI_PHY_353
+#define LPDDR4__PHY_GTLVL_BACK_STEP_1__FLD LPDDR4__DENALI_PHY_353__PHY_GTLVL_BACK_STEP_1
+
+#define LPDDR4__DENALI_PHY_353__PHY_GTLVL_FINAL_STEP_1_MASK          0x03FF0000U
+#define LPDDR4__DENALI_PHY_353__PHY_GTLVL_FINAL_STEP_1_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_353__PHY_GTLVL_FINAL_STEP_1_WIDTH                 10U
+#define LPDDR4__PHY_GTLVL_FINAL_STEP_1__REG DENALI_PHY_353
+#define LPDDR4__PHY_GTLVL_FINAL_STEP_1__FLD LPDDR4__DENALI_PHY_353__PHY_GTLVL_FINAL_STEP_1
+
+#define LPDDR4__DENALI_PHY_354_READ_MASK                             0x01FF0FFFU
+#define LPDDR4__DENALI_PHY_354_WRITE_MASK                            0x01FF0FFFU
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DLY_STEP_1_MASK           0x000000FFU
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DLY_STEP_1_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DLY_STEP_1_WIDTH                   8U
+#define LPDDR4__PHY_WDQLVL_DLY_STEP_1__REG DENALI_PHY_354
+#define LPDDR4__PHY_WDQLVL_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_QTR_DLY_STEP_1_MASK       0x00000F00U
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_QTR_DLY_STEP_1_SHIFT               8U
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_QTR_DLY_STEP_1_WIDTH               4U
+#define LPDDR4__PHY_WDQLVL_QTR_DLY_STEP_1__REG DENALI_PHY_354
+#define LPDDR4__PHY_WDQLVL_QTR_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_354__PHY_WDQLVL_QTR_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DM_SEARCH_RANGE_1_MASK    0x01FF0000U
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DM_SEARCH_RANGE_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DM_SEARCH_RANGE_1_WIDTH            9U
+#define LPDDR4__PHY_WDQLVL_DM_SEARCH_RANGE_1__REG DENALI_PHY_354
+#define LPDDR4__PHY_WDQLVL_DM_SEARCH_RANGE_1__FLD LPDDR4__DENALI_PHY_354__PHY_WDQLVL_DM_SEARCH_RANGE_1
+
+#define LPDDR4__DENALI_PHY_355_READ_MASK                             0x00000F01U
+#define LPDDR4__DENALI_PHY_355_WRITE_MASK                            0x00000F01U
+#define LPDDR4__DENALI_PHY_355__PHY_TOGGLE_PRE_SUPPORT_1_MASK        0x00000001U
+#define LPDDR4__DENALI_PHY_355__PHY_TOGGLE_PRE_SUPPORT_1_SHIFT                0U
+#define LPDDR4__DENALI_PHY_355__PHY_TOGGLE_PRE_SUPPORT_1_WIDTH                1U
+#define LPDDR4__DENALI_PHY_355__PHY_TOGGLE_PRE_SUPPORT_1_WOCLR                0U
+#define LPDDR4__DENALI_PHY_355__PHY_TOGGLE_PRE_SUPPORT_1_WOSET                0U
+#define LPDDR4__PHY_TOGGLE_PRE_SUPPORT_1__REG DENALI_PHY_355
+#define LPDDR4__PHY_TOGGLE_PRE_SUPPORT_1__FLD LPDDR4__DENALI_PHY_355__PHY_TOGGLE_PRE_SUPPORT_1
+
+#define LPDDR4__DENALI_PHY_355__PHY_RDLVL_DLY_STEP_1_MASK            0x00000F00U
+#define LPDDR4__DENALI_PHY_355__PHY_RDLVL_DLY_STEP_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_355__PHY_RDLVL_DLY_STEP_1_WIDTH                    4U
+#define LPDDR4__PHY_RDLVL_DLY_STEP_1__REG DENALI_PHY_355
+#define LPDDR4__PHY_RDLVL_DLY_STEP_1__FLD LPDDR4__DENALI_PHY_355__PHY_RDLVL_DLY_STEP_1
+
+#define LPDDR4__DENALI_PHY_356_READ_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PHY_356_WRITE_MASK                            0x000003FFU
+#define LPDDR4__DENALI_PHY_356__PHY_RDLVL_MAX_EDGE_1_MASK            0x000003FFU
+#define LPDDR4__DENALI_PHY_356__PHY_RDLVL_MAX_EDGE_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_356__PHY_RDLVL_MAX_EDGE_1_WIDTH                   10U
+#define LPDDR4__PHY_RDLVL_MAX_EDGE_1__REG DENALI_PHY_356
+#define LPDDR4__PHY_RDLVL_MAX_EDGE_1__FLD LPDDR4__DENALI_PHY_356__PHY_RDLVL_MAX_EDGE_1
+
+#define LPDDR4__DENALI_PHY_357_READ_MASK                             0x7F7F0703U
+#define LPDDR4__DENALI_PHY_357_WRITE_MASK                            0x7F7F0703U
+#define LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_DISABLE_1_MASK       0x00000003U
+#define LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_DISABLE_1_SHIFT               0U
+#define LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_DISABLE_1_WIDTH               2U
+#define LPDDR4__PHY_WRPATH_GATE_DISABLE_1__REG DENALI_PHY_357
+#define LPDDR4__PHY_WRPATH_GATE_DISABLE_1__FLD LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_DISABLE_1
+
+#define LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_TIMING_1_MASK        0x00000700U
+#define LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_TIMING_1_SHIFT                8U
+#define LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_TIMING_1_WIDTH                3U
+#define LPDDR4__PHY_WRPATH_GATE_TIMING_1__REG DENALI_PHY_357
+#define LPDDR4__PHY_WRPATH_GATE_TIMING_1__FLD LPDDR4__DENALI_PHY_357__PHY_WRPATH_GATE_TIMING_1
+
+#define LPDDR4__DENALI_PHY_357__PHY_WDQ_OSC_DELTA_1_MASK             0x007F0000U
+#define LPDDR4__DENALI_PHY_357__PHY_WDQ_OSC_DELTA_1_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_357__PHY_WDQ_OSC_DELTA_1_WIDTH                     7U
+#define LPDDR4__PHY_WDQ_OSC_DELTA_1__REG DENALI_PHY_357
+#define LPDDR4__PHY_WDQ_OSC_DELTA_1__FLD LPDDR4__DENALI_PHY_357__PHY_WDQ_OSC_DELTA_1
+
+#define LPDDR4__DENALI_PHY_357__PHY_MEAS_DLY_STEP_ENABLE_1_MASK      0x7F000000U
+#define LPDDR4__DENALI_PHY_357__PHY_MEAS_DLY_STEP_ENABLE_1_SHIFT             24U
+#define LPDDR4__DENALI_PHY_357__PHY_MEAS_DLY_STEP_ENABLE_1_WIDTH              7U
+#define LPDDR4__PHY_MEAS_DLY_STEP_ENABLE_1__REG DENALI_PHY_357
+#define LPDDR4__PHY_MEAS_DLY_STEP_ENABLE_1__FLD LPDDR4__DENALI_PHY_357__PHY_MEAS_DLY_STEP_ENABLE_1
+
+#define LPDDR4__DENALI_PHY_358_READ_MASK                             0x0000001FU
+#define LPDDR4__DENALI_PHY_358_WRITE_MASK                            0x0000001FU
+#define LPDDR4__DENALI_PHY_358__PHY_RDDATA_EN_DLY_1_MASK             0x0000001FU
+#define LPDDR4__DENALI_PHY_358__PHY_RDDATA_EN_DLY_1_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_358__PHY_RDDATA_EN_DLY_1_WIDTH                     5U
+#define LPDDR4__PHY_RDDATA_EN_DLY_1__REG DENALI_PHY_358
+#define LPDDR4__PHY_RDDATA_EN_DLY_1__FLD LPDDR4__DENALI_PHY_358__PHY_RDDATA_EN_DLY_1
+
+#define LPDDR4__DENALI_PHY_359_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_359_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_359__PHY_DQ_DM_SWIZZLE0_1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_359__PHY_DQ_DM_SWIZZLE0_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_359__PHY_DQ_DM_SWIZZLE0_1_WIDTH                   32U
+#define LPDDR4__PHY_DQ_DM_SWIZZLE0_1__REG DENALI_PHY_359
+#define LPDDR4__PHY_DQ_DM_SWIZZLE0_1__FLD LPDDR4__DENALI_PHY_359__PHY_DQ_DM_SWIZZLE0_1
+
+#define LPDDR4__DENALI_PHY_360_READ_MASK                             0x0000000FU
+#define LPDDR4__DENALI_PHY_360_WRITE_MASK                            0x0000000FU
+#define LPDDR4__DENALI_PHY_360__PHY_DQ_DM_SWIZZLE1_1_MASK            0x0000000FU
+#define LPDDR4__DENALI_PHY_360__PHY_DQ_DM_SWIZZLE1_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_360__PHY_DQ_DM_SWIZZLE1_1_WIDTH                    4U
+#define LPDDR4__PHY_DQ_DM_SWIZZLE1_1__REG DENALI_PHY_360
+#define LPDDR4__PHY_DQ_DM_SWIZZLE1_1__FLD LPDDR4__DENALI_PHY_360__PHY_DQ_DM_SWIZZLE1_1
+
+#define LPDDR4__DENALI_PHY_361_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_361_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ0_SLAVE_DELAY_1_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ0_SLAVE_DELAY_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ0_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ0_SLAVE_DELAY_1__REG DENALI_PHY_361
+#define LPDDR4__PHY_CLK_WRDQ0_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ0_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ1_SLAVE_DELAY_1_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ1_SLAVE_DELAY_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ1_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ1_SLAVE_DELAY_1__REG DENALI_PHY_361
+#define LPDDR4__PHY_CLK_WRDQ1_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_361__PHY_CLK_WRDQ1_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_362_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_362_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ2_SLAVE_DELAY_1_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ2_SLAVE_DELAY_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ2_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ2_SLAVE_DELAY_1__REG DENALI_PHY_362
+#define LPDDR4__PHY_CLK_WRDQ2_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ2_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ3_SLAVE_DELAY_1_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ3_SLAVE_DELAY_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ3_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ3_SLAVE_DELAY_1__REG DENALI_PHY_362
+#define LPDDR4__PHY_CLK_WRDQ3_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_362__PHY_CLK_WRDQ3_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_363_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_363_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ4_SLAVE_DELAY_1_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ4_SLAVE_DELAY_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ4_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ4_SLAVE_DELAY_1__REG DENALI_PHY_363
+#define LPDDR4__PHY_CLK_WRDQ4_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ4_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ5_SLAVE_DELAY_1_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ5_SLAVE_DELAY_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ5_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ5_SLAVE_DELAY_1__REG DENALI_PHY_363
+#define LPDDR4__PHY_CLK_WRDQ5_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_363__PHY_CLK_WRDQ5_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_364_READ_MASK                             0x07FF07FFU
+#define LPDDR4__DENALI_PHY_364_WRITE_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ6_SLAVE_DELAY_1_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ6_SLAVE_DELAY_1_SHIFT             0U
+#define LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ6_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ6_SLAVE_DELAY_1__REG DENALI_PHY_364
+#define LPDDR4__PHY_CLK_WRDQ6_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ6_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ7_SLAVE_DELAY_1_MASK     0x07FF0000U
+#define LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ7_SLAVE_DELAY_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ7_SLAVE_DELAY_1_WIDTH            11U
+#define LPDDR4__PHY_CLK_WRDQ7_SLAVE_DELAY_1__REG DENALI_PHY_364
+#define LPDDR4__PHY_CLK_WRDQ7_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_364__PHY_CLK_WRDQ7_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_365_READ_MASK                             0x03FF07FFU
+#define LPDDR4__DENALI_PHY_365_WRITE_MASK                            0x03FF07FFU
+#define LPDDR4__DENALI_PHY_365__PHY_CLK_WRDM_SLAVE_DELAY_1_MASK      0x000007FFU
+#define LPDDR4__DENALI_PHY_365__PHY_CLK_WRDM_SLAVE_DELAY_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_365__PHY_CLK_WRDM_SLAVE_DELAY_1_WIDTH             11U
+#define LPDDR4__PHY_CLK_WRDM_SLAVE_DELAY_1__REG DENALI_PHY_365
+#define LPDDR4__PHY_CLK_WRDM_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_365__PHY_CLK_WRDM_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_365__PHY_CLK_WRDQS_SLAVE_DELAY_1_MASK     0x03FF0000U
+#define LPDDR4__DENALI_PHY_365__PHY_CLK_WRDQS_SLAVE_DELAY_1_SHIFT            16U
+#define LPDDR4__DENALI_PHY_365__PHY_CLK_WRDQS_SLAVE_DELAY_1_WIDTH            10U
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_1__REG DENALI_PHY_365
+#define LPDDR4__PHY_CLK_WRDQS_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_365__PHY_CLK_WRDQS_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_366_READ_MASK                             0x0003FF03U
+#define LPDDR4__DENALI_PHY_366_WRITE_MASK                            0x0003FF03U
+#define LPDDR4__DENALI_PHY_366__PHY_WRLVL_THRESHOLD_ADJUST_1_MASK    0x00000003U
+#define LPDDR4__DENALI_PHY_366__PHY_WRLVL_THRESHOLD_ADJUST_1_SHIFT            0U
+#define LPDDR4__DENALI_PHY_366__PHY_WRLVL_THRESHOLD_ADJUST_1_WIDTH            2U
+#define LPDDR4__PHY_WRLVL_THRESHOLD_ADJUST_1__REG DENALI_PHY_366
+#define LPDDR4__PHY_WRLVL_THRESHOLD_ADJUST_1__FLD LPDDR4__DENALI_PHY_366__PHY_WRLVL_THRESHOLD_ADJUST_1
+
+#define LPDDR4__DENALI_PHY_366__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_MASK 0x0003FF00U
+#define LPDDR4__DENALI_PHY_366__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_SHIFT        8U
+#define LPDDR4__DENALI_PHY_366__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1__REG DENALI_PHY_366
+#define LPDDR4__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_366__PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_367_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_367_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1__REG DENALI_PHY_367
+#define LPDDR4__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1__REG DENALI_PHY_367
+#define LPDDR4__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_367__PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_368_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_368_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1__REG DENALI_PHY_368
+#define LPDDR4__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1__REG DENALI_PHY_368
+#define LPDDR4__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_368__PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_369_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_369_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1__REG DENALI_PHY_369
+#define LPDDR4__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1__REG DENALI_PHY_369
+#define LPDDR4__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_369__PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_370_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_370_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1__REG DENALI_PHY_370
+#define LPDDR4__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1__REG DENALI_PHY_370
+#define LPDDR4__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_370__PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_371_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_371_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1__REG DENALI_PHY_371
+#define LPDDR4__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1__REG DENALI_PHY_371
+#define LPDDR4__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_371__PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_372_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_372_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1__REG DENALI_PHY_372
+#define LPDDR4__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1__REG DENALI_PHY_372
+#define LPDDR4__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_372__PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_373_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_373_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1__REG DENALI_PHY_373
+#define LPDDR4__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1__REG DENALI_PHY_373
+#define LPDDR4__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_373__PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_374_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_374_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_374__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_374__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_374__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1_WIDTH       10U
+#define LPDDR4__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1__REG DENALI_PHY_374
+#define LPDDR4__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_374__PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_374__PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_374__PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_SHIFT        16U
+#define LPDDR4__DENALI_PHY_374__PHY_RDDQS_DM_RISE_SLAVE_DELAY_1_WIDTH        10U
+#define LPDDR4__PHY_RDDQS_DM_RISE_SLAVE_DELAY_1__REG DENALI_PHY_374
+#define LPDDR4__PHY_RDDQS_DM_RISE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_374__PHY_RDDQS_DM_RISE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_375_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PHY_375_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_PHY_375__PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_375__PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_375__PHY_RDDQS_DM_FALL_SLAVE_DELAY_1_WIDTH        10U
+#define LPDDR4__PHY_RDDQS_DM_FALL_SLAVE_DELAY_1__REG DENALI_PHY_375
+#define LPDDR4__PHY_RDDQS_DM_FALL_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_375__PHY_RDDQS_DM_FALL_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_375__PHY_RDDQS_GATE_SLAVE_DELAY_1_MASK    0x03FF0000U
+#define LPDDR4__DENALI_PHY_375__PHY_RDDQS_GATE_SLAVE_DELAY_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_375__PHY_RDDQS_GATE_SLAVE_DELAY_1_WIDTH           10U
+#define LPDDR4__PHY_RDDQS_GATE_SLAVE_DELAY_1__REG DENALI_PHY_375
+#define LPDDR4__PHY_RDDQS_GATE_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_375__PHY_RDDQS_GATE_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_376_READ_MASK                             0x03FF070FU
+#define LPDDR4__DENALI_PHY_376_WRITE_MASK                            0x03FF070FU
+#define LPDDR4__DENALI_PHY_376__PHY_RDDQS_LATENCY_ADJUST_1_MASK      0x0000000FU
+#define LPDDR4__DENALI_PHY_376__PHY_RDDQS_LATENCY_ADJUST_1_SHIFT              0U
+#define LPDDR4__DENALI_PHY_376__PHY_RDDQS_LATENCY_ADJUST_1_WIDTH              4U
+#define LPDDR4__PHY_RDDQS_LATENCY_ADJUST_1__REG DENALI_PHY_376
+#define LPDDR4__PHY_RDDQS_LATENCY_ADJUST_1__FLD LPDDR4__DENALI_PHY_376__PHY_RDDQS_LATENCY_ADJUST_1
+
+#define LPDDR4__DENALI_PHY_376__PHY_WRITE_PATH_LAT_ADD_1_MASK        0x00000700U
+#define LPDDR4__DENALI_PHY_376__PHY_WRITE_PATH_LAT_ADD_1_SHIFT                8U
+#define LPDDR4__DENALI_PHY_376__PHY_WRITE_PATH_LAT_ADD_1_WIDTH                3U
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_1__REG DENALI_PHY_376
+#define LPDDR4__PHY_WRITE_PATH_LAT_ADD_1__FLD LPDDR4__DENALI_PHY_376__PHY_WRITE_PATH_LAT_ADD_1
+
+#define LPDDR4__DENALI_PHY_376__PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_MASK 0x03FF0000U
+#define LPDDR4__DENALI_PHY_376__PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_SHIFT      16U
+#define LPDDR4__DENALI_PHY_376__PHY_WRLVL_DELAY_EARLY_THRESHOLD_1_WIDTH      10U
+#define LPDDR4__PHY_WRLVL_DELAY_EARLY_THRESHOLD_1__REG DENALI_PHY_376
+#define LPDDR4__PHY_WRLVL_DELAY_EARLY_THRESHOLD_1__FLD LPDDR4__DENALI_PHY_376__PHY_WRLVL_DELAY_EARLY_THRESHOLD_1
+
+#define LPDDR4__DENALI_PHY_377_READ_MASK                             0x000103FFU
+#define LPDDR4__DENALI_PHY_377_WRITE_MASK                            0x000103FFU
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_SHIFT      0U
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1_WIDTH     10U
+#define LPDDR4__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1__REG DENALI_PHY_377
+#define LPDDR4__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1__FLD LPDDR4__DENALI_PHY_377__PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1
+
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_EARLY_FORCE_ZERO_1_MASK    0x00010000U
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_EARLY_FORCE_ZERO_1_SHIFT           16U
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_EARLY_FORCE_ZERO_1_WIDTH            1U
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_EARLY_FORCE_ZERO_1_WOCLR            0U
+#define LPDDR4__DENALI_PHY_377__PHY_WRLVL_EARLY_FORCE_ZERO_1_WOSET            0U
+#define LPDDR4__PHY_WRLVL_EARLY_FORCE_ZERO_1__REG DENALI_PHY_377
+#define LPDDR4__PHY_WRLVL_EARLY_FORCE_ZERO_1__FLD LPDDR4__DENALI_PHY_377__PHY_WRLVL_EARLY_FORCE_ZERO_1
+
+#define LPDDR4__DENALI_PHY_378_READ_MASK                             0x000F03FFU
+#define LPDDR4__DENALI_PHY_378_WRITE_MASK                            0x000F03FFU
+#define LPDDR4__DENALI_PHY_378__PHY_GTLVL_RDDQS_SLV_DLY_START_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_378__PHY_GTLVL_RDDQS_SLV_DLY_START_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_378__PHY_GTLVL_RDDQS_SLV_DLY_START_1_WIDTH        10U
+#define LPDDR4__PHY_GTLVL_RDDQS_SLV_DLY_START_1__REG DENALI_PHY_378
+#define LPDDR4__PHY_GTLVL_RDDQS_SLV_DLY_START_1__FLD LPDDR4__DENALI_PHY_378__PHY_GTLVL_RDDQS_SLV_DLY_START_1
+
+#define LPDDR4__DENALI_PHY_378__PHY_GTLVL_LAT_ADJ_START_1_MASK       0x000F0000U
+#define LPDDR4__DENALI_PHY_378__PHY_GTLVL_LAT_ADJ_START_1_SHIFT              16U
+#define LPDDR4__DENALI_PHY_378__PHY_GTLVL_LAT_ADJ_START_1_WIDTH               4U
+#define LPDDR4__PHY_GTLVL_LAT_ADJ_START_1__REG DENALI_PHY_378
+#define LPDDR4__PHY_GTLVL_LAT_ADJ_START_1__FLD LPDDR4__DENALI_PHY_378__PHY_GTLVL_LAT_ADJ_START_1
+
+#define LPDDR4__DENALI_PHY_379_READ_MASK                             0x010F07FFU
+#define LPDDR4__DENALI_PHY_379_WRITE_MASK                            0x010F07FFU
+#define LPDDR4__DENALI_PHY_379__PHY_WDQLVL_DQDM_SLV_DLY_START_1_MASK 0x000007FFU
+#define LPDDR4__DENALI_PHY_379__PHY_WDQLVL_DQDM_SLV_DLY_START_1_SHIFT         0U
+#define LPDDR4__DENALI_PHY_379__PHY_WDQLVL_DQDM_SLV_DLY_START_1_WIDTH        11U
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_START_1__REG DENALI_PHY_379
+#define LPDDR4__PHY_WDQLVL_DQDM_SLV_DLY_START_1__FLD LPDDR4__DENALI_PHY_379__PHY_WDQLVL_DQDM_SLV_DLY_START_1
+
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_WRLAT_START_1_MASK           0x000F0000U
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_WRLAT_START_1_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_WRLAT_START_1_WIDTH                   4U
+#define LPDDR4__PHY_NTP_WRLAT_START_1__REG DENALI_PHY_379
+#define LPDDR4__PHY_NTP_WRLAT_START_1__FLD LPDDR4__DENALI_PHY_379__PHY_NTP_WRLAT_START_1
+
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_PASS_1_MASK                  0x01000000U
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_PASS_1_SHIFT                         24U
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_PASS_1_WIDTH                          1U
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_PASS_1_WOCLR                          0U
+#define LPDDR4__DENALI_PHY_379__PHY_NTP_PASS_1_WOSET                          0U
+#define LPDDR4__PHY_NTP_PASS_1__REG DENALI_PHY_379
+#define LPDDR4__PHY_NTP_PASS_1__FLD LPDDR4__DENALI_PHY_379__PHY_NTP_PASS_1
+
+#define LPDDR4__DENALI_PHY_380_READ_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PHY_380_WRITE_MASK                            0x000003FFU
+#define LPDDR4__DENALI_PHY_380__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_MASK 0x000003FFU
+#define LPDDR4__DENALI_PHY_380__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_SHIFT      0U
+#define LPDDR4__DENALI_PHY_380__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1_WIDTH     10U
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1__REG DENALI_PHY_380
+#define LPDDR4__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1__FLD LPDDR4__DENALI_PHY_380__PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1
+
+#define LPDDR4__DENALI_PHY_381_READ_MASK                             0x003FFFFFU
+#define LPDDR4__DENALI_PHY_381_WRITE_MASK                            0x003FFFFFU
+#define LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_BOOSTPN_SETTING_1_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_BOOSTPN_SETTING_1_SHIFT        0U
+#define LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_BOOSTPN_SETTING_1_WIDTH       16U
+#define LPDDR4__PHY_DSLICE_PAD_BOOSTPN_SETTING_1__REG DENALI_PHY_381
+#define LPDDR4__PHY_DSLICE_PAD_BOOSTPN_SETTING_1__FLD LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_BOOSTPN_SETTING_1
+
+#define LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_RX_CTLE_SETTING_1_MASK 0x003F0000U
+#define LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_RX_CTLE_SETTING_1_SHIFT       16U
+#define LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_RX_CTLE_SETTING_1_WIDTH        6U
+#define LPDDR4__PHY_DSLICE_PAD_RX_CTLE_SETTING_1__REG DENALI_PHY_381
+#define LPDDR4__PHY_DSLICE_PAD_RX_CTLE_SETTING_1__FLD LPDDR4__DENALI_PHY_381__PHY_DSLICE_PAD_RX_CTLE_SETTING_1
+
+#endif /* REG_LPDDR4_DATA_SLICE_1_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_ddr_controller_macros.h b/drivers/ddr/k3/am64/lpddr4_ddr_controller_macros.h
new file mode 100644
index 0000000000..b006526808
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_ddr_controller_macros.h
@@ -0,0 +1,6436 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_DDR_CONTROLLER_MACROS_H_
+#define REG_LPDDR4_DDR_CONTROLLER_MACROS_H_
+
+#define LPDDR4__DENALI_CTL_0_READ_MASK                               0xFFFF0F01U
+#define LPDDR4__DENALI_CTL_0_WRITE_MASK                              0xFFFF0F01U
+#define LPDDR4__DENALI_CTL_0__START_MASK                             0x00000001U
+#define LPDDR4__DENALI_CTL_0__START_SHIFT                                     0U
+#define LPDDR4__DENALI_CTL_0__START_WIDTH                                     1U
+#define LPDDR4__DENALI_CTL_0__START_WOCLR                                     0U
+#define LPDDR4__DENALI_CTL_0__START_WOSET                                     0U
+#define LPDDR4__START__REG DENALI_CTL_0
+#define LPDDR4__START__FLD LPDDR4__DENALI_CTL_0__START
+
+#define LPDDR4__DENALI_CTL_0__DRAM_CLASS_MASK                        0x00000F00U
+#define LPDDR4__DENALI_CTL_0__DRAM_CLASS_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_0__DRAM_CLASS_WIDTH                                4U
+#define LPDDR4__DRAM_CLASS__REG DENALI_CTL_0
+#define LPDDR4__DRAM_CLASS__FLD LPDDR4__DENALI_CTL_0__DRAM_CLASS
+
+#define LPDDR4__DENALI_CTL_0__CONTROLLER_ID_MASK                     0xFFFF0000U
+#define LPDDR4__DENALI_CTL_0__CONTROLLER_ID_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_0__CONTROLLER_ID_WIDTH                            16U
+#define LPDDR4__CONTROLLER_ID__REG DENALI_CTL_0
+#define LPDDR4__CONTROLLER_ID__FLD LPDDR4__DENALI_CTL_0__CONTROLLER_ID
+
+#define LPDDR4__DENALI_CTL_1_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_1_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0_WIDTH                     32U
+#define LPDDR4__CONTROLLER_VERSION_0__REG DENALI_CTL_1
+#define LPDDR4__CONTROLLER_VERSION_0__FLD LPDDR4__DENALI_CTL_1__CONTROLLER_VERSION_0
+
+#define LPDDR4__DENALI_CTL_2_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_2_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1_WIDTH                     32U
+#define LPDDR4__CONTROLLER_VERSION_1__REG DENALI_CTL_2
+#define LPDDR4__CONTROLLER_VERSION_1__FLD LPDDR4__DENALI_CTL_2__CONTROLLER_VERSION_1
+
+#define LPDDR4__DENALI_CTL_3_READ_MASK                               0xFF030F1FU
+#define LPDDR4__DENALI_CTL_3_WRITE_MASK                              0xFF030F1FU
+#define LPDDR4__DENALI_CTL_3__MAX_ROW_REG_MASK                       0x0000001FU
+#define LPDDR4__DENALI_CTL_3__MAX_ROW_REG_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_3__MAX_ROW_REG_WIDTH                               5U
+#define LPDDR4__MAX_ROW_REG__REG DENALI_CTL_3
+#define LPDDR4__MAX_ROW_REG__FLD LPDDR4__DENALI_CTL_3__MAX_ROW_REG
+
+#define LPDDR4__DENALI_CTL_3__MAX_COL_REG_MASK                       0x00000F00U
+#define LPDDR4__DENALI_CTL_3__MAX_COL_REG_SHIFT                               8U
+#define LPDDR4__DENALI_CTL_3__MAX_COL_REG_WIDTH                               4U
+#define LPDDR4__MAX_COL_REG__REG DENALI_CTL_3
+#define LPDDR4__MAX_COL_REG__FLD LPDDR4__DENALI_CTL_3__MAX_COL_REG
+
+#define LPDDR4__DENALI_CTL_3__MAX_CS_REG_MASK                        0x00030000U
+#define LPDDR4__DENALI_CTL_3__MAX_CS_REG_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_3__MAX_CS_REG_WIDTH                                2U
+#define LPDDR4__MAX_CS_REG__REG DENALI_CTL_3
+#define LPDDR4__MAX_CS_REG__FLD LPDDR4__DENALI_CTL_3__MAX_CS_REG
+
+#define LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH_MASK              0xFF000000U
+#define LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH_WIDTH                      8U
+#define LPDDR4__READ_DATA_FIFO_DEPTH__REG DENALI_CTL_3
+#define LPDDR4__READ_DATA_FIFO_DEPTH__FLD LPDDR4__DENALI_CTL_3__READ_DATA_FIFO_DEPTH
+
+#define LPDDR4__DENALI_CTL_4_READ_MASK                               0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_4_WRITE_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH_MASK          0x000000FFU
+#define LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH_WIDTH                  8U
+#define LPDDR4__READ_DATA_FIFO_PTR_WIDTH__REG DENALI_CTL_4
+#define LPDDR4__READ_DATA_FIFO_PTR_WIDTH__FLD LPDDR4__DENALI_CTL_4__READ_DATA_FIFO_PTR_WIDTH
+
+#define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH_MASK             0x0000FF00U
+#define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH_SHIFT                     8U
+#define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH_WIDTH                     8U
+#define LPDDR4__WRITE_DATA_FIFO_DEPTH__REG DENALI_CTL_4
+#define LPDDR4__WRITE_DATA_FIFO_DEPTH__FLD LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_DEPTH
+
+#define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH_MASK         0x00FF0000U
+#define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH_SHIFT                16U
+#define LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH_WIDTH                 8U
+#define LPDDR4__WRITE_DATA_FIFO_PTR_WIDTH__REG DENALI_CTL_4
+#define LPDDR4__WRITE_DATA_FIFO_PTR_WIDTH__FLD LPDDR4__DENALI_CTL_4__WRITE_DATA_FIFO_PTR_WIDTH
+
+#define LPDDR4__DENALI_CTL_5_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_5_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH_MASK            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH_WIDTH                   16U
+#define LPDDR4__MEMCD_RMODW_FIFO_DEPTH__REG DENALI_CTL_5
+#define LPDDR4__MEMCD_RMODW_FIFO_DEPTH__FLD LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_DEPTH
+
+#define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH_MASK        0x00FF0000U
+#define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH_SHIFT               16U
+#define LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH_WIDTH                8U
+#define LPDDR4__MEMCD_RMODW_FIFO_PTR_WIDTH__REG DENALI_CTL_5
+#define LPDDR4__MEMCD_RMODW_FIFO_PTR_WIDTH__FLD LPDDR4__DENALI_CTL_5__MEMCD_RMODW_FIFO_PTR_WIDTH
+
+#define LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES_MASK                  0xFF000000U
+#define LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES_SHIFT                         24U
+#define LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES_WIDTH                          8U
+#define LPDDR4__ASYNC_CDC_STAGES__REG DENALI_CTL_5
+#define LPDDR4__ASYNC_CDC_STAGES__FLD LPDDR4__DENALI_CTL_5__ASYNC_CDC_STAGES
+
+#define LPDDR4__DENALI_CTL_6_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_6_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH_MASK           0x000000FFU
+#define LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH_WIDTH                   8U
+#define LPDDR4__AXI0_CMDFIFO_LOG2_DEPTH__REG DENALI_CTL_6
+#define LPDDR4__AXI0_CMDFIFO_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_CMDFIFO_LOG2_DEPTH
+
+#define LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH_MASK            0x0000FF00U
+#define LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH_SHIFT                    8U
+#define LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH_WIDTH                    8U
+#define LPDDR4__AXI0_RDFIFO_LOG2_DEPTH__REG DENALI_CTL_6
+#define LPDDR4__AXI0_RDFIFO_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_RDFIFO_LOG2_DEPTH
+
+#define LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH_MASK          0x00FF0000U
+#define LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH_WIDTH                  8U
+#define LPDDR4__AXI0_WR_ARRAY_LOG2_DEPTH__REG DENALI_CTL_6
+#define LPDDR4__AXI0_WR_ARRAY_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_WR_ARRAY_LOG2_DEPTH
+
+#define LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_MASK   0xFF000000U
+#define LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_SHIFT          24U
+#define LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH           8U
+#define LPDDR4__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH__REG DENALI_CTL_6
+#define LPDDR4__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH__FLD LPDDR4__DENALI_CTL_6__AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH
+
+#define LPDDR4__DENALI_CTL_7_READ_MASK                               0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_7_WRITE_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_7__TINIT_F0_MASK                          0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_7__TINIT_F0_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_7__TINIT_F0_WIDTH                                 24U
+#define LPDDR4__TINIT_F0__REG DENALI_CTL_7
+#define LPDDR4__TINIT_F0__FLD LPDDR4__DENALI_CTL_7__TINIT_F0
+
+#define LPDDR4__DENALI_CTL_8_READ_MASK                               0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_8_WRITE_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_8__TINIT3_F0_MASK                         0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_8__TINIT3_F0_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_8__TINIT3_F0_WIDTH                                24U
+#define LPDDR4__TINIT3_F0__REG DENALI_CTL_8
+#define LPDDR4__TINIT3_F0__FLD LPDDR4__DENALI_CTL_8__TINIT3_F0
+
+#define LPDDR4__DENALI_CTL_9_READ_MASK                               0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_9_WRITE_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_9__TINIT4_F0_MASK                         0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_9__TINIT4_F0_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_9__TINIT4_F0_WIDTH                                24U
+#define LPDDR4__TINIT4_F0__REG DENALI_CTL_9
+#define LPDDR4__TINIT4_F0__FLD LPDDR4__DENALI_CTL_9__TINIT4_F0
+
+#define LPDDR4__DENALI_CTL_10_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_10_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_10__TINIT5_F0_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_10__TINIT5_F0_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_10__TINIT5_F0_WIDTH                               24U
+#define LPDDR4__TINIT5_F0__REG DENALI_CTL_10
+#define LPDDR4__TINIT5_F0__FLD LPDDR4__DENALI_CTL_10__TINIT5_F0
+
+#define LPDDR4__DENALI_CTL_11_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_11_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_11__TINIT_F1_MASK                         0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_11__TINIT_F1_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_11__TINIT_F1_WIDTH                                24U
+#define LPDDR4__TINIT_F1__REG DENALI_CTL_11
+#define LPDDR4__TINIT_F1__FLD LPDDR4__DENALI_CTL_11__TINIT_F1
+
+#define LPDDR4__DENALI_CTL_12_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_12_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_12__TINIT3_F1_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_12__TINIT3_F1_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_12__TINIT3_F1_WIDTH                               24U
+#define LPDDR4__TINIT3_F1__REG DENALI_CTL_12
+#define LPDDR4__TINIT3_F1__FLD LPDDR4__DENALI_CTL_12__TINIT3_F1
+
+#define LPDDR4__DENALI_CTL_13_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_13_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_13__TINIT4_F1_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_13__TINIT4_F1_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_13__TINIT4_F1_WIDTH                               24U
+#define LPDDR4__TINIT4_F1__REG DENALI_CTL_13
+#define LPDDR4__TINIT4_F1__FLD LPDDR4__DENALI_CTL_13__TINIT4_F1
+
+#define LPDDR4__DENALI_CTL_14_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_14_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_14__TINIT5_F1_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_14__TINIT5_F1_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_14__TINIT5_F1_WIDTH                               24U
+#define LPDDR4__TINIT5_F1__REG DENALI_CTL_14
+#define LPDDR4__TINIT5_F1__FLD LPDDR4__DENALI_CTL_14__TINIT5_F1
+
+#define LPDDR4__DENALI_CTL_15_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_15_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_15__TINIT_F2_MASK                         0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_15__TINIT_F2_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_15__TINIT_F2_WIDTH                                24U
+#define LPDDR4__TINIT_F2__REG DENALI_CTL_15
+#define LPDDR4__TINIT_F2__FLD LPDDR4__DENALI_CTL_15__TINIT_F2
+
+#define LPDDR4__DENALI_CTL_16_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_16_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_16__TINIT3_F2_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_16__TINIT3_F2_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_16__TINIT3_F2_WIDTH                               24U
+#define LPDDR4__TINIT3_F2__REG DENALI_CTL_16
+#define LPDDR4__TINIT3_F2__FLD LPDDR4__DENALI_CTL_16__TINIT3_F2
+
+#define LPDDR4__DENALI_CTL_17_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_17_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_17__TINIT4_F2_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_17__TINIT4_F2_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_17__TINIT4_F2_WIDTH                               24U
+#define LPDDR4__TINIT4_F2__REG DENALI_CTL_17
+#define LPDDR4__TINIT4_F2__FLD LPDDR4__DENALI_CTL_17__TINIT4_F2
+
+#define LPDDR4__DENALI_CTL_18_READ_MASK                              0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_18_WRITE_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_18__TINIT5_F2_MASK                        0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_18__TINIT5_F2_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_18__TINIT5_F2_WIDTH                               24U
+#define LPDDR4__TINIT5_F2__REG DENALI_CTL_18
+#define LPDDR4__TINIT5_F2__FLD LPDDR4__DENALI_CTL_18__TINIT5_F2
+
+#define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_MASK                 0x01000000U
+#define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT_WOSET                         0U
+#define LPDDR4__NO_AUTO_MRR_INIT__REG DENALI_CTL_18
+#define LPDDR4__NO_AUTO_MRR_INIT__FLD LPDDR4__DENALI_CTL_18__NO_AUTO_MRR_INIT
+
+#define LPDDR4__DENALI_CTL_19_READ_MASK                              0x03030301U
+#define LPDDR4__DENALI_CTL_19_WRITE_MASK                             0x03030301U
+#define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_MASK                 0x00000001U
+#define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS_WOSET                         0U
+#define LPDDR4__MRR_ERROR_STATUS__REG DENALI_CTL_19
+#define LPDDR4__MRR_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_19__MRR_ERROR_STATUS
+
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F0_MASK                0x00000300U
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F0_SHIFT                        8U
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F0_WIDTH                        2U
+#define LPDDR4__DFI_FREQ_RATIO_F0__REG DENALI_CTL_19
+#define LPDDR4__DFI_FREQ_RATIO_F0__FLD LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F0
+
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F1_MASK                0x00030000U
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F1_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F1_WIDTH                        2U
+#define LPDDR4__DFI_FREQ_RATIO_F1__REG DENALI_CTL_19
+#define LPDDR4__DFI_FREQ_RATIO_F1__FLD LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F1
+
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F2_MASK                0x03000000U
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F2_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F2_WIDTH                        2U
+#define LPDDR4__DFI_FREQ_RATIO_F2__REG DENALI_CTL_19
+#define LPDDR4__DFI_FREQ_RATIO_F2__FLD LPDDR4__DENALI_CTL_19__DFI_FREQ_RATIO_F2
+
+#define LPDDR4__DENALI_CTL_20_READ_MASK                              0x01030101U
+#define LPDDR4__DENALI_CTL_20_WRITE_MASK                             0x01030101U
+#define LPDDR4__DENALI_CTL_20__DFI_CMD_RATIO_MASK                    0x00000001U
+#define LPDDR4__DENALI_CTL_20__DFI_CMD_RATIO_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_20__DFI_CMD_RATIO_WIDTH                            1U
+#define LPDDR4__DENALI_CTL_20__DFI_CMD_RATIO_WOCLR                            0U
+#define LPDDR4__DENALI_CTL_20__DFI_CMD_RATIO_WOSET                            0U
+#define LPDDR4__DFI_CMD_RATIO__REG DENALI_CTL_20
+#define LPDDR4__DFI_CMD_RATIO__FLD LPDDR4__DENALI_CTL_20__DFI_CMD_RATIO
+
+#define LPDDR4__DENALI_CTL_20__NO_MRW_INIT_MASK                      0x00000100U
+#define LPDDR4__DENALI_CTL_20__NO_MRW_INIT_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_20__NO_MRW_INIT_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_20__NO_MRW_INIT_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_20__NO_MRW_INIT_WOSET                              0U
+#define LPDDR4__NO_MRW_INIT__REG DENALI_CTL_20
+#define LPDDR4__NO_MRW_INIT__FLD LPDDR4__DENALI_CTL_20__NO_MRW_INIT
+
+#define LPDDR4__DENALI_CTL_20__ODT_VALUE_MASK                        0x00030000U
+#define LPDDR4__DENALI_CTL_20__ODT_VALUE_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_20__ODT_VALUE_WIDTH                                2U
+#define LPDDR4__ODT_VALUE__REG DENALI_CTL_20
+#define LPDDR4__ODT_VALUE__FLD LPDDR4__DENALI_CTL_20__ODT_VALUE
+
+#define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_MASK             0x01000000U
+#define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_SHIFT                    24U
+#define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_WIDTH                     1U
+#define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_WOCLR                     0U
+#define LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE_WOSET                     0U
+#define LPDDR4__PHY_INDEP_TRAIN_MODE__REG DENALI_CTL_20
+#define LPDDR4__PHY_INDEP_TRAIN_MODE__FLD LPDDR4__DENALI_CTL_20__PHY_INDEP_TRAIN_MODE
+
+#define LPDDR4__DENALI_CTL_21_READ_MASK                              0x1F1F013FU
+#define LPDDR4__DENALI_CTL_21_WRITE_MASK                             0x1F1F013FU
+#define LPDDR4__DENALI_CTL_21__TSREF2PHYMSTR_MASK                    0x0000003FU
+#define LPDDR4__DENALI_CTL_21__TSREF2PHYMSTR_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_21__TSREF2PHYMSTR_WIDTH                            6U
+#define LPDDR4__TSREF2PHYMSTR__REG DENALI_CTL_21
+#define LPDDR4__TSREF2PHYMSTR__FLD LPDDR4__DENALI_CTL_21__TSREF2PHYMSTR
+
+#define LPDDR4__DENALI_CTL_21__PHY_INDEP_INIT_MODE_MASK              0x00000100U
+#define LPDDR4__DENALI_CTL_21__PHY_INDEP_INIT_MODE_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_21__PHY_INDEP_INIT_MODE_WIDTH                      1U
+#define LPDDR4__DENALI_CTL_21__PHY_INDEP_INIT_MODE_WOCLR                      0U
+#define LPDDR4__DENALI_CTL_21__PHY_INDEP_INIT_MODE_WOSET                      0U
+#define LPDDR4__PHY_INDEP_INIT_MODE__REG DENALI_CTL_21
+#define LPDDR4__PHY_INDEP_INIT_MODE__FLD LPDDR4__DENALI_CTL_21__PHY_INDEP_INIT_MODE
+
+#define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0_MASK                   0x001F0000U
+#define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0_WIDTH                           5U
+#define LPDDR4__DFIBUS_FREQ_F0__REG DENALI_CTL_21
+#define LPDDR4__DFIBUS_FREQ_F0__FLD LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F0
+
+#define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1_MASK                   0x1F000000U
+#define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1_WIDTH                           5U
+#define LPDDR4__DFIBUS_FREQ_F1__REG DENALI_CTL_21
+#define LPDDR4__DFIBUS_FREQ_F1__FLD LPDDR4__DENALI_CTL_21__DFIBUS_FREQ_F1
+
+#define LPDDR4__DENALI_CTL_22_READ_MASK                              0x0303031FU
+#define LPDDR4__DENALI_CTL_22_WRITE_MASK                             0x0303031FU
+#define LPDDR4__DENALI_CTL_22__DFIBUS_FREQ_F2_MASK                   0x0000001FU
+#define LPDDR4__DENALI_CTL_22__DFIBUS_FREQ_F2_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_22__DFIBUS_FREQ_F2_WIDTH                           5U
+#define LPDDR4__DFIBUS_FREQ_F2__REG DENALI_CTL_22
+#define LPDDR4__DFIBUS_FREQ_F2__FLD LPDDR4__DENALI_CTL_22__DFIBUS_FREQ_F2
+
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0_MASK              0x00000300U
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0_WIDTH                      2U
+#define LPDDR4__FREQ_CHANGE_TYPE_F0__REG DENALI_CTL_22
+#define LPDDR4__FREQ_CHANGE_TYPE_F0__FLD LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F0
+
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1_MASK              0x00030000U
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1_WIDTH                      2U
+#define LPDDR4__FREQ_CHANGE_TYPE_F1__REG DENALI_CTL_22
+#define LPDDR4__FREQ_CHANGE_TYPE_F1__FLD LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F1
+
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2_MASK              0x03000000U
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2_WIDTH                      2U
+#define LPDDR4__FREQ_CHANGE_TYPE_F2__REG DENALI_CTL_22
+#define LPDDR4__FREQ_CHANGE_TYPE_F2__FLD LPDDR4__DENALI_CTL_22__FREQ_CHANGE_TYPE_F2
+
+#define LPDDR4__DENALI_CTL_23_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_23_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_23__TRST_PWRON_MASK                       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_23__TRST_PWRON_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_23__TRST_PWRON_WIDTH                              32U
+#define LPDDR4__TRST_PWRON__REG DENALI_CTL_23
+#define LPDDR4__TRST_PWRON__FLD LPDDR4__DENALI_CTL_23__TRST_PWRON
+
+#define LPDDR4__DENALI_CTL_24_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_24_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_24__CKE_INACTIVE_MASK                     0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_24__CKE_INACTIVE_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_24__CKE_INACTIVE_WIDTH                            32U
+#define LPDDR4__CKE_INACTIVE__REG DENALI_CTL_24
+#define LPDDR4__CKE_INACTIVE__FLD LPDDR4__DENALI_CTL_24__CKE_INACTIVE
+
+#define LPDDR4__DENALI_CTL_25_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_25_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_25__TDLL_F0_MASK                          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_25__TDLL_F0_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_25__TDLL_F0_WIDTH                                 16U
+#define LPDDR4__TDLL_F0__REG DENALI_CTL_25
+#define LPDDR4__TDLL_F0__FLD LPDDR4__DENALI_CTL_25__TDLL_F0
+
+#define LPDDR4__DENALI_CTL_25__TDLL_F1_MASK                          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_25__TDLL_F1_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_25__TDLL_F1_WIDTH                                 16U
+#define LPDDR4__TDLL_F1__REG DENALI_CTL_25
+#define LPDDR4__TDLL_F1__FLD LPDDR4__DENALI_CTL_25__TDLL_F1
+
+#define LPDDR4__DENALI_CTL_26_READ_MASK                              0x0301FFFFU
+#define LPDDR4__DENALI_CTL_26_WRITE_MASK                             0x0301FFFFU
+#define LPDDR4__DENALI_CTL_26__TDLL_F2_MASK                          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_26__TDLL_F2_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_26__TDLL_F2_WIDTH                                 16U
+#define LPDDR4__TDLL_F2__REG DENALI_CTL_26
+#define LPDDR4__TDLL_F2__FLD LPDDR4__DENALI_CTL_26__TDLL_F2
+
+#define LPDDR4__DENALI_CTL_26__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_MASK 0x00010000U
+#define LPDDR4__DENALI_CTL_26__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_SHIFT 16U
+#define LPDDR4__DENALI_CTL_26__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_WIDTH 1U
+#define LPDDR4__DENALI_CTL_26__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_WOCLR 0U
+#define LPDDR4__DENALI_CTL_26__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS_WOSET 0U
+#define LPDDR4__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS__REG DENALI_CTL_26
+#define LPDDR4__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS__FLD LPDDR4__DENALI_CTL_26__LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS
+
+#define LPDDR4__DENALI_CTL_26__DQS_OSC_PER_CS_OOV_TRAINING_STATUS_MASK 0x03000000U
+#define LPDDR4__DENALI_CTL_26__DQS_OSC_PER_CS_OOV_TRAINING_STATUS_SHIFT      24U
+#define LPDDR4__DENALI_CTL_26__DQS_OSC_PER_CS_OOV_TRAINING_STATUS_WIDTH       2U
+#define LPDDR4__DQS_OSC_PER_CS_OOV_TRAINING_STATUS__REG DENALI_CTL_26
+#define LPDDR4__DQS_OSC_PER_CS_OOV_TRAINING_STATUS__FLD LPDDR4__DENALI_CTL_26__DQS_OSC_PER_CS_OOV_TRAINING_STATUS
+
+#define LPDDR4__DENALI_CTL_27_READ_MASK                              0xFFFFFF01U
+#define LPDDR4__DENALI_CTL_27_WRITE_MASK                             0xFFFFFF01U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_TST_MASK                      0x00000001U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_TST_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_TST_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_TST_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_TST_WOSET                              0U
+#define LPDDR4__DQS_OSC_TST__REG DENALI_CTL_27
+#define LPDDR4__DQS_OSC_TST__FLD LPDDR4__DENALI_CTL_27__DQS_OSC_TST
+
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_MPC_CMD_MASK                  0xFFFFFF00U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_MPC_CMD_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_27__DQS_OSC_MPC_CMD_WIDTH                         24U
+#define LPDDR4__DQS_OSC_MPC_CMD__REG DENALI_CTL_27
+#define LPDDR4__DQS_OSC_MPC_CMD__FLD LPDDR4__DENALI_CTL_27__DQS_OSC_MPC_CMD
+
+#define LPDDR4__DENALI_CTL_28_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_CTL_28_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_28__MRR_LSB_REG_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_28__MRR_LSB_REG_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_28__MRR_LSB_REG_WIDTH                              8U
+#define LPDDR4__MRR_LSB_REG__REG DENALI_CTL_28
+#define LPDDR4__MRR_LSB_REG__FLD LPDDR4__DENALI_CTL_28__MRR_LSB_REG
+
+#define LPDDR4__DENALI_CTL_28__MRR_MSB_REG_MASK                      0x0000FF00U
+#define LPDDR4__DENALI_CTL_28__MRR_MSB_REG_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_28__MRR_MSB_REG_WIDTH                              8U
+#define LPDDR4__MRR_MSB_REG__REG DENALI_CTL_28
+#define LPDDR4__MRR_MSB_REG__FLD LPDDR4__DENALI_CTL_28__MRR_MSB_REG
+
+#define LPDDR4__DENALI_CTL_28__DQS_OSC_ENABLE_MASK                   0x00010000U
+#define LPDDR4__DENALI_CTL_28__DQS_OSC_ENABLE_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_28__DQS_OSC_ENABLE_WIDTH                           1U
+#define LPDDR4__DENALI_CTL_28__DQS_OSC_ENABLE_WOCLR                           0U
+#define LPDDR4__DENALI_CTL_28__DQS_OSC_ENABLE_WOSET                           0U
+#define LPDDR4__DQS_OSC_ENABLE__REG DENALI_CTL_28
+#define LPDDR4__DQS_OSC_ENABLE__FLD LPDDR4__DENALI_CTL_28__DQS_OSC_ENABLE
+
+#define LPDDR4__DENALI_CTL_29_READ_MASK                              0x000F7FFFU
+#define LPDDR4__DENALI_CTL_29_WRITE_MASK                             0x000F7FFFU
+#define LPDDR4__DENALI_CTL_29__DQS_OSC_PERIOD_MASK                   0x00007FFFU
+#define LPDDR4__DENALI_CTL_29__DQS_OSC_PERIOD_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_29__DQS_OSC_PERIOD_WIDTH                          15U
+#define LPDDR4__DQS_OSC_PERIOD__REG DENALI_CTL_29
+#define LPDDR4__DQS_OSC_PERIOD__FLD LPDDR4__DENALI_CTL_29__DQS_OSC_PERIOD
+
+#define LPDDR4__DENALI_CTL_29__FUNC_VALID_CYCLES_MASK                0x000F0000U
+#define LPDDR4__DENALI_CTL_29__FUNC_VALID_CYCLES_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_29__FUNC_VALID_CYCLES_WIDTH                        4U
+#define LPDDR4__FUNC_VALID_CYCLES__REG DENALI_CTL_29
+#define LPDDR4__FUNC_VALID_CYCLES__FLD LPDDR4__DENALI_CTL_29__FUNC_VALID_CYCLES
+
+#define LPDDR4__DENALI_CTL_30_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_30_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_30__DQS_OSC_NORM_THRESHOLD_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_30__DQS_OSC_NORM_THRESHOLD_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_30__DQS_OSC_NORM_THRESHOLD_WIDTH                  32U
+#define LPDDR4__DQS_OSC_NORM_THRESHOLD__REG DENALI_CTL_30
+#define LPDDR4__DQS_OSC_NORM_THRESHOLD__FLD LPDDR4__DENALI_CTL_30__DQS_OSC_NORM_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_31_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_31_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_31__DQS_OSC_HIGH_THRESHOLD_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_31__DQS_OSC_HIGH_THRESHOLD_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_31__DQS_OSC_HIGH_THRESHOLD_WIDTH                  32U
+#define LPDDR4__DQS_OSC_HIGH_THRESHOLD__REG DENALI_CTL_31
+#define LPDDR4__DQS_OSC_HIGH_THRESHOLD__FLD LPDDR4__DENALI_CTL_31__DQS_OSC_HIGH_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_32_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_32_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_32__DQS_OSC_TIMEOUT_MASK                  0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_32__DQS_OSC_TIMEOUT_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_32__DQS_OSC_TIMEOUT_WIDTH                         32U
+#define LPDDR4__DQS_OSC_TIMEOUT__REG DENALI_CTL_32
+#define LPDDR4__DQS_OSC_TIMEOUT__FLD LPDDR4__DENALI_CTL_32__DQS_OSC_TIMEOUT
+
+#define LPDDR4__DENALI_CTL_33_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_33_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_33__DQS_OSC_PROMOTE_THRESHOLD_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_33__DQS_OSC_PROMOTE_THRESHOLD_SHIFT                0U
+#define LPDDR4__DENALI_CTL_33__DQS_OSC_PROMOTE_THRESHOLD_WIDTH               32U
+#define LPDDR4__DQS_OSC_PROMOTE_THRESHOLD__REG DENALI_CTL_33
+#define LPDDR4__DQS_OSC_PROMOTE_THRESHOLD__FLD LPDDR4__DENALI_CTL_33__DQS_OSC_PROMOTE_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_34_READ_MASK                              0xFF00FFFFU
+#define LPDDR4__DENALI_CTL_34_WRITE_MASK                             0xFF00FFFFU
+#define LPDDR4__DENALI_CTL_34__OSC_VARIANCE_LIMIT_MASK               0x0000FFFFU
+#define LPDDR4__DENALI_CTL_34__OSC_VARIANCE_LIMIT_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_34__OSC_VARIANCE_LIMIT_WIDTH                      16U
+#define LPDDR4__OSC_VARIANCE_LIMIT__REG DENALI_CTL_34
+#define LPDDR4__OSC_VARIANCE_LIMIT__FLD LPDDR4__DENALI_CTL_34__OSC_VARIANCE_LIMIT
+
+#define LPDDR4__DENALI_CTL_34__DQS_OSC_REQUEST_MASK                  0x00010000U
+#define LPDDR4__DENALI_CTL_34__DQS_OSC_REQUEST_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_34__DQS_OSC_REQUEST_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_34__DQS_OSC_REQUEST_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_34__DQS_OSC_REQUEST_WOSET                          0U
+#define LPDDR4__DQS_OSC_REQUEST__REG DENALI_CTL_34
+#define LPDDR4__DQS_OSC_REQUEST__FLD LPDDR4__DENALI_CTL_34__DQS_OSC_REQUEST
+
+#define LPDDR4__DENALI_CTL_34__TOSCO_F0_MASK                         0xFF000000U
+#define LPDDR4__DENALI_CTL_34__TOSCO_F0_SHIFT                                24U
+#define LPDDR4__DENALI_CTL_34__TOSCO_F0_WIDTH                                 8U
+#define LPDDR4__TOSCO_F0__REG DENALI_CTL_34
+#define LPDDR4__TOSCO_F0__FLD LPDDR4__DENALI_CTL_34__TOSCO_F0
+
+#define LPDDR4__DENALI_CTL_35_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_35_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_35__TOSCO_F1_MASK                         0x000000FFU
+#define LPDDR4__DENALI_CTL_35__TOSCO_F1_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_35__TOSCO_F1_WIDTH                                 8U
+#define LPDDR4__TOSCO_F1__REG DENALI_CTL_35
+#define LPDDR4__TOSCO_F1__FLD LPDDR4__DENALI_CTL_35__TOSCO_F1
+
+#define LPDDR4__DENALI_CTL_35__TOSCO_F2_MASK                         0x0000FF00U
+#define LPDDR4__DENALI_CTL_35__TOSCO_F2_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_35__TOSCO_F2_WIDTH                                 8U
+#define LPDDR4__TOSCO_F2__REG DENALI_CTL_35
+#define LPDDR4__TOSCO_F2__FLD LPDDR4__DENALI_CTL_35__TOSCO_F2
+
+#define LPDDR4__DENALI_CTL_35__DQS_OSC_BASE_VALUE_0_CS0_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_35__DQS_OSC_BASE_VALUE_0_CS0_SHIFT                16U
+#define LPDDR4__DENALI_CTL_35__DQS_OSC_BASE_VALUE_0_CS0_WIDTH                16U
+#define LPDDR4__DQS_OSC_BASE_VALUE_0_CS0__REG DENALI_CTL_35
+#define LPDDR4__DQS_OSC_BASE_VALUE_0_CS0__FLD LPDDR4__DENALI_CTL_35__DQS_OSC_BASE_VALUE_0_CS0
+
+#define LPDDR4__DENALI_CTL_36_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_36_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_1_CS0_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_1_CS0_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_1_CS0_WIDTH                16U
+#define LPDDR4__DQS_OSC_BASE_VALUE_1_CS0__REG DENALI_CTL_36
+#define LPDDR4__DQS_OSC_BASE_VALUE_1_CS0__FLD LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_1_CS0
+
+#define LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_0_CS1_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_0_CS1_SHIFT                16U
+#define LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_0_CS1_WIDTH                16U
+#define LPDDR4__DQS_OSC_BASE_VALUE_0_CS1__REG DENALI_CTL_36
+#define LPDDR4__DQS_OSC_BASE_VALUE_0_CS1__FLD LPDDR4__DENALI_CTL_36__DQS_OSC_BASE_VALUE_0_CS1
+
+#define LPDDR4__DENALI_CTL_37_READ_MASK                              0x010FFFFFU
+#define LPDDR4__DENALI_CTL_37_WRITE_MASK                             0x010FFFFFU
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_BASE_VALUE_1_CS1_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_BASE_VALUE_1_CS1_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_BASE_VALUE_1_CS1_WIDTH                16U
+#define LPDDR4__DQS_OSC_BASE_VALUE_1_CS1__REG DENALI_CTL_37
+#define LPDDR4__DQS_OSC_BASE_VALUE_1_CS1__FLD LPDDR4__DENALI_CTL_37__DQS_OSC_BASE_VALUE_1_CS1
+
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_STATUS_MASK                   0x000F0000U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_STATUS_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_STATUS_WIDTH                           4U
+#define LPDDR4__DQS_OSC_STATUS__REG DENALI_CTL_37
+#define LPDDR4__DQS_OSC_STATUS__FLD LPDDR4__DENALI_CTL_37__DQS_OSC_STATUS
+
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_IN_PROGRESS_STATUS_MASK       0x01000000U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_IN_PROGRESS_STATUS_SHIFT              24U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_IN_PROGRESS_STATUS_WIDTH               1U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_IN_PROGRESS_STATUS_WOCLR               0U
+#define LPDDR4__DENALI_CTL_37__DQS_OSC_IN_PROGRESS_STATUS_WOSET               0U
+#define LPDDR4__DQS_OSC_IN_PROGRESS_STATUS__REG DENALI_CTL_37
+#define LPDDR4__DQS_OSC_IN_PROGRESS_STATUS__FLD LPDDR4__DENALI_CTL_37__DQS_OSC_IN_PROGRESS_STATUS
+
+#define LPDDR4__DENALI_CTL_38_READ_MASK                              0x0F3F7F7FU
+#define LPDDR4__DENALI_CTL_38_WRITE_MASK                             0x0F3F7F7FU
+#define LPDDR4__DENALI_CTL_38__CASLAT_LIN_F0_MASK                    0x0000007FU
+#define LPDDR4__DENALI_CTL_38__CASLAT_LIN_F0_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_38__CASLAT_LIN_F0_WIDTH                            7U
+#define LPDDR4__CASLAT_LIN_F0__REG DENALI_CTL_38
+#define LPDDR4__CASLAT_LIN_F0__FLD LPDDR4__DENALI_CTL_38__CASLAT_LIN_F0
+
+#define LPDDR4__DENALI_CTL_38__WRLAT_F0_MASK                         0x00007F00U
+#define LPDDR4__DENALI_CTL_38__WRLAT_F0_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_38__WRLAT_F0_WIDTH                                 7U
+#define LPDDR4__WRLAT_F0__REG DENALI_CTL_38
+#define LPDDR4__WRLAT_F0__FLD LPDDR4__DENALI_CTL_38__WRLAT_F0
+
+#define LPDDR4__DENALI_CTL_38__ADDITIVE_LAT_F0_MASK                  0x003F0000U
+#define LPDDR4__DENALI_CTL_38__ADDITIVE_LAT_F0_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_38__ADDITIVE_LAT_F0_WIDTH                          6U
+#define LPDDR4__ADDITIVE_LAT_F0__REG DENALI_CTL_38
+#define LPDDR4__ADDITIVE_LAT_F0__FLD LPDDR4__DENALI_CTL_38__ADDITIVE_LAT_F0
+
+#define LPDDR4__DENALI_CTL_38__CA_PARITY_LAT_F0_MASK                 0x0F000000U
+#define LPDDR4__DENALI_CTL_38__CA_PARITY_LAT_F0_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_38__CA_PARITY_LAT_F0_WIDTH                         4U
+#define LPDDR4__CA_PARITY_LAT_F0__REG DENALI_CTL_38
+#define LPDDR4__CA_PARITY_LAT_F0__FLD LPDDR4__DENALI_CTL_38__CA_PARITY_LAT_F0
+
+#define LPDDR4__DENALI_CTL_39_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_39_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_39__TMOD_PAR_F0_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_39__TMOD_PAR_F0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_39__TMOD_PAR_F0_WIDTH                              8U
+#define LPDDR4__TMOD_PAR_F0__REG DENALI_CTL_39
+#define LPDDR4__TMOD_PAR_F0__FLD LPDDR4__DENALI_CTL_39__TMOD_PAR_F0
+
+#define LPDDR4__DENALI_CTL_39__TMRD_PAR_F0_MASK                      0x0000FF00U
+#define LPDDR4__DENALI_CTL_39__TMRD_PAR_F0_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_39__TMRD_PAR_F0_WIDTH                              8U
+#define LPDDR4__TMRD_PAR_F0__REG DENALI_CTL_39
+#define LPDDR4__TMRD_PAR_F0__FLD LPDDR4__DENALI_CTL_39__TMRD_PAR_F0
+
+#define LPDDR4__DENALI_CTL_39__TMOD_PAR_MAX_PL_F0_MASK               0x00FF0000U
+#define LPDDR4__DENALI_CTL_39__TMOD_PAR_MAX_PL_F0_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_39__TMOD_PAR_MAX_PL_F0_WIDTH                       8U
+#define LPDDR4__TMOD_PAR_MAX_PL_F0__REG DENALI_CTL_39
+#define LPDDR4__TMOD_PAR_MAX_PL_F0__FLD LPDDR4__DENALI_CTL_39__TMOD_PAR_MAX_PL_F0
+
+#define LPDDR4__DENALI_CTL_39__TMRD_PAR_MAX_PL_F0_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_39__TMRD_PAR_MAX_PL_F0_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_39__TMRD_PAR_MAX_PL_F0_WIDTH                       8U
+#define LPDDR4__TMRD_PAR_MAX_PL_F0__REG DENALI_CTL_39
+#define LPDDR4__TMRD_PAR_MAX_PL_F0__FLD LPDDR4__DENALI_CTL_39__TMRD_PAR_MAX_PL_F0
+
+#define LPDDR4__DENALI_CTL_40_READ_MASK                              0x0F3F7F7FU
+#define LPDDR4__DENALI_CTL_40_WRITE_MASK                             0x0F3F7F7FU
+#define LPDDR4__DENALI_CTL_40__CASLAT_LIN_F1_MASK                    0x0000007FU
+#define LPDDR4__DENALI_CTL_40__CASLAT_LIN_F1_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_40__CASLAT_LIN_F1_WIDTH                            7U
+#define LPDDR4__CASLAT_LIN_F1__REG DENALI_CTL_40
+#define LPDDR4__CASLAT_LIN_F1__FLD LPDDR4__DENALI_CTL_40__CASLAT_LIN_F1
+
+#define LPDDR4__DENALI_CTL_40__WRLAT_F1_MASK                         0x00007F00U
+#define LPDDR4__DENALI_CTL_40__WRLAT_F1_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_40__WRLAT_F1_WIDTH                                 7U
+#define LPDDR4__WRLAT_F1__REG DENALI_CTL_40
+#define LPDDR4__WRLAT_F1__FLD LPDDR4__DENALI_CTL_40__WRLAT_F1
+
+#define LPDDR4__DENALI_CTL_40__ADDITIVE_LAT_F1_MASK                  0x003F0000U
+#define LPDDR4__DENALI_CTL_40__ADDITIVE_LAT_F1_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_40__ADDITIVE_LAT_F1_WIDTH                          6U
+#define LPDDR4__ADDITIVE_LAT_F1__REG DENALI_CTL_40
+#define LPDDR4__ADDITIVE_LAT_F1__FLD LPDDR4__DENALI_CTL_40__ADDITIVE_LAT_F1
+
+#define LPDDR4__DENALI_CTL_40__CA_PARITY_LAT_F1_MASK                 0x0F000000U
+#define LPDDR4__DENALI_CTL_40__CA_PARITY_LAT_F1_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_40__CA_PARITY_LAT_F1_WIDTH                         4U
+#define LPDDR4__CA_PARITY_LAT_F1__REG DENALI_CTL_40
+#define LPDDR4__CA_PARITY_LAT_F1__FLD LPDDR4__DENALI_CTL_40__CA_PARITY_LAT_F1
+
+#define LPDDR4__DENALI_CTL_41_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_41_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_41__TMOD_PAR_F1_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_41__TMOD_PAR_F1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_41__TMOD_PAR_F1_WIDTH                              8U
+#define LPDDR4__TMOD_PAR_F1__REG DENALI_CTL_41
+#define LPDDR4__TMOD_PAR_F1__FLD LPDDR4__DENALI_CTL_41__TMOD_PAR_F1
+
+#define LPDDR4__DENALI_CTL_41__TMRD_PAR_F1_MASK                      0x0000FF00U
+#define LPDDR4__DENALI_CTL_41__TMRD_PAR_F1_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_41__TMRD_PAR_F1_WIDTH                              8U
+#define LPDDR4__TMRD_PAR_F1__REG DENALI_CTL_41
+#define LPDDR4__TMRD_PAR_F1__FLD LPDDR4__DENALI_CTL_41__TMRD_PAR_F1
+
+#define LPDDR4__DENALI_CTL_41__TMOD_PAR_MAX_PL_F1_MASK               0x00FF0000U
+#define LPDDR4__DENALI_CTL_41__TMOD_PAR_MAX_PL_F1_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_41__TMOD_PAR_MAX_PL_F1_WIDTH                       8U
+#define LPDDR4__TMOD_PAR_MAX_PL_F1__REG DENALI_CTL_41
+#define LPDDR4__TMOD_PAR_MAX_PL_F1__FLD LPDDR4__DENALI_CTL_41__TMOD_PAR_MAX_PL_F1
+
+#define LPDDR4__DENALI_CTL_41__TMRD_PAR_MAX_PL_F1_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_41__TMRD_PAR_MAX_PL_F1_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_41__TMRD_PAR_MAX_PL_F1_WIDTH                       8U
+#define LPDDR4__TMRD_PAR_MAX_PL_F1__REG DENALI_CTL_41
+#define LPDDR4__TMRD_PAR_MAX_PL_F1__FLD LPDDR4__DENALI_CTL_41__TMRD_PAR_MAX_PL_F1
+
+#define LPDDR4__DENALI_CTL_42_READ_MASK                              0x0F3F7F7FU
+#define LPDDR4__DENALI_CTL_42_WRITE_MASK                             0x0F3F7F7FU
+#define LPDDR4__DENALI_CTL_42__CASLAT_LIN_F2_MASK                    0x0000007FU
+#define LPDDR4__DENALI_CTL_42__CASLAT_LIN_F2_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_42__CASLAT_LIN_F2_WIDTH                            7U
+#define LPDDR4__CASLAT_LIN_F2__REG DENALI_CTL_42
+#define LPDDR4__CASLAT_LIN_F2__FLD LPDDR4__DENALI_CTL_42__CASLAT_LIN_F2
+
+#define LPDDR4__DENALI_CTL_42__WRLAT_F2_MASK                         0x00007F00U
+#define LPDDR4__DENALI_CTL_42__WRLAT_F2_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_42__WRLAT_F2_WIDTH                                 7U
+#define LPDDR4__WRLAT_F2__REG DENALI_CTL_42
+#define LPDDR4__WRLAT_F2__FLD LPDDR4__DENALI_CTL_42__WRLAT_F2
+
+#define LPDDR4__DENALI_CTL_42__ADDITIVE_LAT_F2_MASK                  0x003F0000U
+#define LPDDR4__DENALI_CTL_42__ADDITIVE_LAT_F2_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_42__ADDITIVE_LAT_F2_WIDTH                          6U
+#define LPDDR4__ADDITIVE_LAT_F2__REG DENALI_CTL_42
+#define LPDDR4__ADDITIVE_LAT_F2__FLD LPDDR4__DENALI_CTL_42__ADDITIVE_LAT_F2
+
+#define LPDDR4__DENALI_CTL_42__CA_PARITY_LAT_F2_MASK                 0x0F000000U
+#define LPDDR4__DENALI_CTL_42__CA_PARITY_LAT_F2_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_42__CA_PARITY_LAT_F2_WIDTH                         4U
+#define LPDDR4__CA_PARITY_LAT_F2__REG DENALI_CTL_42
+#define LPDDR4__CA_PARITY_LAT_F2__FLD LPDDR4__DENALI_CTL_42__CA_PARITY_LAT_F2
+
+#define LPDDR4__DENALI_CTL_43_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_43_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_43__TMOD_PAR_F2_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_43__TMOD_PAR_F2_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_43__TMOD_PAR_F2_WIDTH                              8U
+#define LPDDR4__TMOD_PAR_F2__REG DENALI_CTL_43
+#define LPDDR4__TMOD_PAR_F2__FLD LPDDR4__DENALI_CTL_43__TMOD_PAR_F2
+
+#define LPDDR4__DENALI_CTL_43__TMRD_PAR_F2_MASK                      0x0000FF00U
+#define LPDDR4__DENALI_CTL_43__TMRD_PAR_F2_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_43__TMRD_PAR_F2_WIDTH                              8U
+#define LPDDR4__TMRD_PAR_F2__REG DENALI_CTL_43
+#define LPDDR4__TMRD_PAR_F2__FLD LPDDR4__DENALI_CTL_43__TMRD_PAR_F2
+
+#define LPDDR4__DENALI_CTL_43__TMOD_PAR_MAX_PL_F2_MASK               0x00FF0000U
+#define LPDDR4__DENALI_CTL_43__TMOD_PAR_MAX_PL_F2_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_43__TMOD_PAR_MAX_PL_F2_WIDTH                       8U
+#define LPDDR4__TMOD_PAR_MAX_PL_F2__REG DENALI_CTL_43
+#define LPDDR4__TMOD_PAR_MAX_PL_F2__FLD LPDDR4__DENALI_CTL_43__TMOD_PAR_MAX_PL_F2
+
+#define LPDDR4__DENALI_CTL_43__TMRD_PAR_MAX_PL_F2_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_43__TMRD_PAR_MAX_PL_F2_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_43__TMRD_PAR_MAX_PL_F2_WIDTH                       8U
+#define LPDDR4__TMRD_PAR_MAX_PL_F2__REG DENALI_CTL_43
+#define LPDDR4__TMRD_PAR_MAX_PL_F2__FLD LPDDR4__DENALI_CTL_43__TMRD_PAR_MAX_PL_F2
+
+#define LPDDR4__DENALI_CTL_44_READ_MASK                              0xFF1F1F07U
+#define LPDDR4__DENALI_CTL_44_WRITE_MASK                             0xFF1F1F07U
+#define LPDDR4__DENALI_CTL_44__TBST_INT_INTERVAL_MASK                0x00000007U
+#define LPDDR4__DENALI_CTL_44__TBST_INT_INTERVAL_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_44__TBST_INT_INTERVAL_WIDTH                        3U
+#define LPDDR4__TBST_INT_INTERVAL__REG DENALI_CTL_44
+#define LPDDR4__TBST_INT_INTERVAL__FLD LPDDR4__DENALI_CTL_44__TBST_INT_INTERVAL
+
+#define LPDDR4__DENALI_CTL_44__TCCD_MASK                             0x00001F00U
+#define LPDDR4__DENALI_CTL_44__TCCD_SHIFT                                     8U
+#define LPDDR4__DENALI_CTL_44__TCCD_WIDTH                                     5U
+#define LPDDR4__TCCD__REG DENALI_CTL_44
+#define LPDDR4__TCCD__FLD LPDDR4__DENALI_CTL_44__TCCD
+
+#define LPDDR4__DENALI_CTL_44__TCCD_L_F0_MASK                        0x001F0000U
+#define LPDDR4__DENALI_CTL_44__TCCD_L_F0_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_44__TCCD_L_F0_WIDTH                                5U
+#define LPDDR4__TCCD_L_F0__REG DENALI_CTL_44
+#define LPDDR4__TCCD_L_F0__FLD LPDDR4__DENALI_CTL_44__TCCD_L_F0
+
+#define LPDDR4__DENALI_CTL_44__TRRD_F0_MASK                          0xFF000000U
+#define LPDDR4__DENALI_CTL_44__TRRD_F0_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_44__TRRD_F0_WIDTH                                  8U
+#define LPDDR4__TRRD_F0__REG DENALI_CTL_44
+#define LPDDR4__TRRD_F0__FLD LPDDR4__DENALI_CTL_44__TRRD_F0
+
+#define LPDDR4__DENALI_CTL_45_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_CTL_45_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_45__TRRD_L_F0_MASK                        0x000000FFU
+#define LPDDR4__DENALI_CTL_45__TRRD_L_F0_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_45__TRRD_L_F0_WIDTH                                8U
+#define LPDDR4__TRRD_L_F0__REG DENALI_CTL_45
+#define LPDDR4__TRRD_L_F0__FLD LPDDR4__DENALI_CTL_45__TRRD_L_F0
+
+#define LPDDR4__DENALI_CTL_45__TRC_F0_MASK                           0x0001FF00U
+#define LPDDR4__DENALI_CTL_45__TRC_F0_SHIFT                                   8U
+#define LPDDR4__DENALI_CTL_45__TRC_F0_WIDTH                                   9U
+#define LPDDR4__TRC_F0__REG DENALI_CTL_45
+#define LPDDR4__TRC_F0__FLD LPDDR4__DENALI_CTL_45__TRC_F0
+
+#define LPDDR4__DENALI_CTL_46_READ_MASK                              0x3F3F01FFU
+#define LPDDR4__DENALI_CTL_46_WRITE_MASK                             0x3F3F01FFU
+#define LPDDR4__DENALI_CTL_46__TRAS_MIN_F0_MASK                      0x000001FFU
+#define LPDDR4__DENALI_CTL_46__TRAS_MIN_F0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_46__TRAS_MIN_F0_WIDTH                              9U
+#define LPDDR4__TRAS_MIN_F0__REG DENALI_CTL_46
+#define LPDDR4__TRAS_MIN_F0__FLD LPDDR4__DENALI_CTL_46__TRAS_MIN_F0
+
+#define LPDDR4__DENALI_CTL_46__TWTR_F0_MASK                          0x003F0000U
+#define LPDDR4__DENALI_CTL_46__TWTR_F0_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_46__TWTR_F0_WIDTH                                  6U
+#define LPDDR4__TWTR_F0__REG DENALI_CTL_46
+#define LPDDR4__TWTR_F0__FLD LPDDR4__DENALI_CTL_46__TWTR_F0
+
+#define LPDDR4__DENALI_CTL_46__TWTR_L_F0_MASK                        0x3F000000U
+#define LPDDR4__DENALI_CTL_46__TWTR_L_F0_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_46__TWTR_L_F0_WIDTH                                6U
+#define LPDDR4__TWTR_L_F0__REG DENALI_CTL_46
+#define LPDDR4__TWTR_L_F0__FLD LPDDR4__DENALI_CTL_46__TWTR_L_F0
+
+#define LPDDR4__DENALI_CTL_47_READ_MASK                              0x1F01FFFFU
+#define LPDDR4__DENALI_CTL_47_WRITE_MASK                             0x1F01FFFFU
+#define LPDDR4__DENALI_CTL_47__TRP_F0_MASK                           0x000000FFU
+#define LPDDR4__DENALI_CTL_47__TRP_F0_SHIFT                                   0U
+#define LPDDR4__DENALI_CTL_47__TRP_F0_WIDTH                                   8U
+#define LPDDR4__TRP_F0__REG DENALI_CTL_47
+#define LPDDR4__TRP_F0__FLD LPDDR4__DENALI_CTL_47__TRP_F0
+
+#define LPDDR4__DENALI_CTL_47__TFAW_F0_MASK                          0x0001FF00U
+#define LPDDR4__DENALI_CTL_47__TFAW_F0_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_47__TFAW_F0_WIDTH                                  9U
+#define LPDDR4__TFAW_F0__REG DENALI_CTL_47
+#define LPDDR4__TFAW_F0__FLD LPDDR4__DENALI_CTL_47__TFAW_F0
+
+#define LPDDR4__DENALI_CTL_47__TCCD_L_F1_MASK                        0x1F000000U
+#define LPDDR4__DENALI_CTL_47__TCCD_L_F1_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_47__TCCD_L_F1_WIDTH                                5U
+#define LPDDR4__TCCD_L_F1__REG DENALI_CTL_47
+#define LPDDR4__TCCD_L_F1__FLD LPDDR4__DENALI_CTL_47__TCCD_L_F1
+
+#define LPDDR4__DENALI_CTL_48_READ_MASK                              0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_48_WRITE_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_48__TRRD_F1_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_48__TRRD_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_48__TRRD_F1_WIDTH                                  8U
+#define LPDDR4__TRRD_F1__REG DENALI_CTL_48
+#define LPDDR4__TRRD_F1__FLD LPDDR4__DENALI_CTL_48__TRRD_F1
+
+#define LPDDR4__DENALI_CTL_48__TRRD_L_F1_MASK                        0x0000FF00U
+#define LPDDR4__DENALI_CTL_48__TRRD_L_F1_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_48__TRRD_L_F1_WIDTH                                8U
+#define LPDDR4__TRRD_L_F1__REG DENALI_CTL_48
+#define LPDDR4__TRRD_L_F1__FLD LPDDR4__DENALI_CTL_48__TRRD_L_F1
+
+#define LPDDR4__DENALI_CTL_48__TRC_F1_MASK                           0x01FF0000U
+#define LPDDR4__DENALI_CTL_48__TRC_F1_SHIFT                                  16U
+#define LPDDR4__DENALI_CTL_48__TRC_F1_WIDTH                                   9U
+#define LPDDR4__TRC_F1__REG DENALI_CTL_48
+#define LPDDR4__TRC_F1__FLD LPDDR4__DENALI_CTL_48__TRC_F1
+
+#define LPDDR4__DENALI_CTL_49_READ_MASK                              0x3F3F01FFU
+#define LPDDR4__DENALI_CTL_49_WRITE_MASK                             0x3F3F01FFU
+#define LPDDR4__DENALI_CTL_49__TRAS_MIN_F1_MASK                      0x000001FFU
+#define LPDDR4__DENALI_CTL_49__TRAS_MIN_F1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_49__TRAS_MIN_F1_WIDTH                              9U
+#define LPDDR4__TRAS_MIN_F1__REG DENALI_CTL_49
+#define LPDDR4__TRAS_MIN_F1__FLD LPDDR4__DENALI_CTL_49__TRAS_MIN_F1
+
+#define LPDDR4__DENALI_CTL_49__TWTR_F1_MASK                          0x003F0000U
+#define LPDDR4__DENALI_CTL_49__TWTR_F1_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_49__TWTR_F1_WIDTH                                  6U
+#define LPDDR4__TWTR_F1__REG DENALI_CTL_49
+#define LPDDR4__TWTR_F1__FLD LPDDR4__DENALI_CTL_49__TWTR_F1
+
+#define LPDDR4__DENALI_CTL_49__TWTR_L_F1_MASK                        0x3F000000U
+#define LPDDR4__DENALI_CTL_49__TWTR_L_F1_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_49__TWTR_L_F1_WIDTH                                6U
+#define LPDDR4__TWTR_L_F1__REG DENALI_CTL_49
+#define LPDDR4__TWTR_L_F1__FLD LPDDR4__DENALI_CTL_49__TWTR_L_F1
+
+#define LPDDR4__DENALI_CTL_50_READ_MASK                              0x1F01FFFFU
+#define LPDDR4__DENALI_CTL_50_WRITE_MASK                             0x1F01FFFFU
+#define LPDDR4__DENALI_CTL_50__TRP_F1_MASK                           0x000000FFU
+#define LPDDR4__DENALI_CTL_50__TRP_F1_SHIFT                                   0U
+#define LPDDR4__DENALI_CTL_50__TRP_F1_WIDTH                                   8U
+#define LPDDR4__TRP_F1__REG DENALI_CTL_50
+#define LPDDR4__TRP_F1__FLD LPDDR4__DENALI_CTL_50__TRP_F1
+
+#define LPDDR4__DENALI_CTL_50__TFAW_F1_MASK                          0x0001FF00U
+#define LPDDR4__DENALI_CTL_50__TFAW_F1_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_50__TFAW_F1_WIDTH                                  9U
+#define LPDDR4__TFAW_F1__REG DENALI_CTL_50
+#define LPDDR4__TFAW_F1__FLD LPDDR4__DENALI_CTL_50__TFAW_F1
+
+#define LPDDR4__DENALI_CTL_50__TCCD_L_F2_MASK                        0x1F000000U
+#define LPDDR4__DENALI_CTL_50__TCCD_L_F2_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_50__TCCD_L_F2_WIDTH                                5U
+#define LPDDR4__TCCD_L_F2__REG DENALI_CTL_50
+#define LPDDR4__TCCD_L_F2__FLD LPDDR4__DENALI_CTL_50__TCCD_L_F2
+
+#define LPDDR4__DENALI_CTL_51_READ_MASK                              0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_51_WRITE_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_51__TRRD_F2_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_51__TRRD_F2_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_51__TRRD_F2_WIDTH                                  8U
+#define LPDDR4__TRRD_F2__REG DENALI_CTL_51
+#define LPDDR4__TRRD_F2__FLD LPDDR4__DENALI_CTL_51__TRRD_F2
+
+#define LPDDR4__DENALI_CTL_51__TRRD_L_F2_MASK                        0x0000FF00U
+#define LPDDR4__DENALI_CTL_51__TRRD_L_F2_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_51__TRRD_L_F2_WIDTH                                8U
+#define LPDDR4__TRRD_L_F2__REG DENALI_CTL_51
+#define LPDDR4__TRRD_L_F2__FLD LPDDR4__DENALI_CTL_51__TRRD_L_F2
+
+#define LPDDR4__DENALI_CTL_51__TRC_F2_MASK                           0x01FF0000U
+#define LPDDR4__DENALI_CTL_51__TRC_F2_SHIFT                                  16U
+#define LPDDR4__DENALI_CTL_51__TRC_F2_WIDTH                                   9U
+#define LPDDR4__TRC_F2__REG DENALI_CTL_51
+#define LPDDR4__TRC_F2__FLD LPDDR4__DENALI_CTL_51__TRC_F2
+
+#define LPDDR4__DENALI_CTL_52_READ_MASK                              0x3F3F01FFU
+#define LPDDR4__DENALI_CTL_52_WRITE_MASK                             0x3F3F01FFU
+#define LPDDR4__DENALI_CTL_52__TRAS_MIN_F2_MASK                      0x000001FFU
+#define LPDDR4__DENALI_CTL_52__TRAS_MIN_F2_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_52__TRAS_MIN_F2_WIDTH                              9U
+#define LPDDR4__TRAS_MIN_F2__REG DENALI_CTL_52
+#define LPDDR4__TRAS_MIN_F2__FLD LPDDR4__DENALI_CTL_52__TRAS_MIN_F2
+
+#define LPDDR4__DENALI_CTL_52__TWTR_F2_MASK                          0x003F0000U
+#define LPDDR4__DENALI_CTL_52__TWTR_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_52__TWTR_F2_WIDTH                                  6U
+#define LPDDR4__TWTR_F2__REG DENALI_CTL_52
+#define LPDDR4__TWTR_F2__FLD LPDDR4__DENALI_CTL_52__TWTR_F2
+
+#define LPDDR4__DENALI_CTL_52__TWTR_L_F2_MASK                        0x3F000000U
+#define LPDDR4__DENALI_CTL_52__TWTR_L_F2_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_52__TWTR_L_F2_WIDTH                                6U
+#define LPDDR4__TWTR_L_F2__REG DENALI_CTL_52
+#define LPDDR4__TWTR_L_F2__FLD LPDDR4__DENALI_CTL_52__TWTR_L_F2
+
+#define LPDDR4__DENALI_CTL_53_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_53_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_53__TRP_F2_MASK                           0x000000FFU
+#define LPDDR4__DENALI_CTL_53__TRP_F2_SHIFT                                   0U
+#define LPDDR4__DENALI_CTL_53__TRP_F2_WIDTH                                   8U
+#define LPDDR4__TRP_F2__REG DENALI_CTL_53
+#define LPDDR4__TRP_F2__FLD LPDDR4__DENALI_CTL_53__TRP_F2
+
+#define LPDDR4__DENALI_CTL_53__TFAW_F2_MASK                          0x0001FF00U
+#define LPDDR4__DENALI_CTL_53__TFAW_F2_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_53__TFAW_F2_WIDTH                                  9U
+#define LPDDR4__TFAW_F2__REG DENALI_CTL_53
+#define LPDDR4__TFAW_F2__FLD LPDDR4__DENALI_CTL_53__TFAW_F2
+
+#define LPDDR4__DENALI_CTL_53__TRTP_F0_MASK                          0xFF000000U
+#define LPDDR4__DENALI_CTL_53__TRTP_F0_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_53__TRTP_F0_WIDTH                                  8U
+#define LPDDR4__TRTP_F0__REG DENALI_CTL_53
+#define LPDDR4__TRTP_F0__FLD LPDDR4__DENALI_CTL_53__TRTP_F0
+
+#define LPDDR4__DENALI_CTL_54_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_54_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_54__TRTP_AP_F0_MASK                       0x000000FFU
+#define LPDDR4__DENALI_CTL_54__TRTP_AP_F0_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_54__TRTP_AP_F0_WIDTH                               8U
+#define LPDDR4__TRTP_AP_F0__REG DENALI_CTL_54
+#define LPDDR4__TRTP_AP_F0__FLD LPDDR4__DENALI_CTL_54__TRTP_AP_F0
+
+#define LPDDR4__DENALI_CTL_54__TMRD_F0_MASK                          0x0000FF00U
+#define LPDDR4__DENALI_CTL_54__TMRD_F0_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_54__TMRD_F0_WIDTH                                  8U
+#define LPDDR4__TMRD_F0__REG DENALI_CTL_54
+#define LPDDR4__TMRD_F0__FLD LPDDR4__DENALI_CTL_54__TMRD_F0
+
+#define LPDDR4__DENALI_CTL_54__TMOD_F0_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_54__TMOD_F0_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_54__TMOD_F0_WIDTH                                  8U
+#define LPDDR4__TMOD_F0__REG DENALI_CTL_54
+#define LPDDR4__TMOD_F0__FLD LPDDR4__DENALI_CTL_54__TMOD_F0
+
+#define LPDDR4__DENALI_CTL_55_READ_MASK                              0x1F0FFFFFU
+#define LPDDR4__DENALI_CTL_55_WRITE_MASK                             0x1F0FFFFFU
+#define LPDDR4__DENALI_CTL_55__TRAS_MAX_F0_MASK                      0x000FFFFFU
+#define LPDDR4__DENALI_CTL_55__TRAS_MAX_F0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_55__TRAS_MAX_F0_WIDTH                             20U
+#define LPDDR4__TRAS_MAX_F0__REG DENALI_CTL_55
+#define LPDDR4__TRAS_MAX_F0__FLD LPDDR4__DENALI_CTL_55__TRAS_MAX_F0
+
+#define LPDDR4__DENALI_CTL_55__TCKE_F0_MASK                          0x1F000000U
+#define LPDDR4__DENALI_CTL_55__TCKE_F0_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_55__TCKE_F0_WIDTH                                  5U
+#define LPDDR4__TCKE_F0__REG DENALI_CTL_55
+#define LPDDR4__TCKE_F0__FLD LPDDR4__DENALI_CTL_55__TCKE_F0
+
+#define LPDDR4__DENALI_CTL_56_READ_MASK                              0xFFFF3FFFU
+#define LPDDR4__DENALI_CTL_56_WRITE_MASK                             0xFFFF3FFFU
+#define LPDDR4__DENALI_CTL_56__TCKESR_F0_MASK                        0x000000FFU
+#define LPDDR4__DENALI_CTL_56__TCKESR_F0_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_56__TCKESR_F0_WIDTH                                8U
+#define LPDDR4__TCKESR_F0__REG DENALI_CTL_56
+#define LPDDR4__TCKESR_F0__FLD LPDDR4__DENALI_CTL_56__TCKESR_F0
+
+#define LPDDR4__DENALI_CTL_56__TCCDMW_F0_MASK                        0x00003F00U
+#define LPDDR4__DENALI_CTL_56__TCCDMW_F0_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_56__TCCDMW_F0_WIDTH                                6U
+#define LPDDR4__TCCDMW_F0__REG DENALI_CTL_56
+#define LPDDR4__TCCDMW_F0__FLD LPDDR4__DENALI_CTL_56__TCCDMW_F0
+
+#define LPDDR4__DENALI_CTL_56__TRTP_F1_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_56__TRTP_F1_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_56__TRTP_F1_WIDTH                                  8U
+#define LPDDR4__TRTP_F1__REG DENALI_CTL_56
+#define LPDDR4__TRTP_F1__FLD LPDDR4__DENALI_CTL_56__TRTP_F1
+
+#define LPDDR4__DENALI_CTL_56__TRTP_AP_F1_MASK                       0xFF000000U
+#define LPDDR4__DENALI_CTL_56__TRTP_AP_F1_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_56__TRTP_AP_F1_WIDTH                               8U
+#define LPDDR4__TRTP_AP_F1__REG DENALI_CTL_56
+#define LPDDR4__TRTP_AP_F1__FLD LPDDR4__DENALI_CTL_56__TRTP_AP_F1
+
+#define LPDDR4__DENALI_CTL_57_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_CTL_57_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_57__TMRD_F1_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_57__TMRD_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_57__TMRD_F1_WIDTH                                  8U
+#define LPDDR4__TMRD_F1__REG DENALI_CTL_57
+#define LPDDR4__TMRD_F1__FLD LPDDR4__DENALI_CTL_57__TMRD_F1
+
+#define LPDDR4__DENALI_CTL_57__TMOD_F1_MASK                          0x0000FF00U
+#define LPDDR4__DENALI_CTL_57__TMOD_F1_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_57__TMOD_F1_WIDTH                                  8U
+#define LPDDR4__TMOD_F1__REG DENALI_CTL_57
+#define LPDDR4__TMOD_F1__FLD LPDDR4__DENALI_CTL_57__TMOD_F1
+
+#define LPDDR4__DENALI_CTL_58_READ_MASK                              0x1F0FFFFFU
+#define LPDDR4__DENALI_CTL_58_WRITE_MASK                             0x1F0FFFFFU
+#define LPDDR4__DENALI_CTL_58__TRAS_MAX_F1_MASK                      0x000FFFFFU
+#define LPDDR4__DENALI_CTL_58__TRAS_MAX_F1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_58__TRAS_MAX_F1_WIDTH                             20U
+#define LPDDR4__TRAS_MAX_F1__REG DENALI_CTL_58
+#define LPDDR4__TRAS_MAX_F1__FLD LPDDR4__DENALI_CTL_58__TRAS_MAX_F1
+
+#define LPDDR4__DENALI_CTL_58__TCKE_F1_MASK                          0x1F000000U
+#define LPDDR4__DENALI_CTL_58__TCKE_F1_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_58__TCKE_F1_WIDTH                                  5U
+#define LPDDR4__TCKE_F1__REG DENALI_CTL_58
+#define LPDDR4__TCKE_F1__FLD LPDDR4__DENALI_CTL_58__TCKE_F1
+
+#define LPDDR4__DENALI_CTL_59_READ_MASK                              0xFFFF3FFFU
+#define LPDDR4__DENALI_CTL_59_WRITE_MASK                             0xFFFF3FFFU
+#define LPDDR4__DENALI_CTL_59__TCKESR_F1_MASK                        0x000000FFU
+#define LPDDR4__DENALI_CTL_59__TCKESR_F1_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_59__TCKESR_F1_WIDTH                                8U
+#define LPDDR4__TCKESR_F1__REG DENALI_CTL_59
+#define LPDDR4__TCKESR_F1__FLD LPDDR4__DENALI_CTL_59__TCKESR_F1
+
+#define LPDDR4__DENALI_CTL_59__TCCDMW_F1_MASK                        0x00003F00U
+#define LPDDR4__DENALI_CTL_59__TCCDMW_F1_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_59__TCCDMW_F1_WIDTH                                6U
+#define LPDDR4__TCCDMW_F1__REG DENALI_CTL_59
+#define LPDDR4__TCCDMW_F1__FLD LPDDR4__DENALI_CTL_59__TCCDMW_F1
+
+#define LPDDR4__DENALI_CTL_59__TRTP_F2_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_59__TRTP_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_59__TRTP_F2_WIDTH                                  8U
+#define LPDDR4__TRTP_F2__REG DENALI_CTL_59
+#define LPDDR4__TRTP_F2__FLD LPDDR4__DENALI_CTL_59__TRTP_F2
+
+#define LPDDR4__DENALI_CTL_59__TRTP_AP_F2_MASK                       0xFF000000U
+#define LPDDR4__DENALI_CTL_59__TRTP_AP_F2_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_59__TRTP_AP_F2_WIDTH                               8U
+#define LPDDR4__TRTP_AP_F2__REG DENALI_CTL_59
+#define LPDDR4__TRTP_AP_F2__FLD LPDDR4__DENALI_CTL_59__TRTP_AP_F2
+
+#define LPDDR4__DENALI_CTL_60_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_CTL_60_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_60__TMRD_F2_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_60__TMRD_F2_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_60__TMRD_F2_WIDTH                                  8U
+#define LPDDR4__TMRD_F2__REG DENALI_CTL_60
+#define LPDDR4__TMRD_F2__FLD LPDDR4__DENALI_CTL_60__TMRD_F2
+
+#define LPDDR4__DENALI_CTL_60__TMOD_F2_MASK                          0x0000FF00U
+#define LPDDR4__DENALI_CTL_60__TMOD_F2_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_60__TMOD_F2_WIDTH                                  8U
+#define LPDDR4__TMOD_F2__REG DENALI_CTL_60
+#define LPDDR4__TMOD_F2__FLD LPDDR4__DENALI_CTL_60__TMOD_F2
+
+#define LPDDR4__DENALI_CTL_61_READ_MASK                              0x1F0FFFFFU
+#define LPDDR4__DENALI_CTL_61_WRITE_MASK                             0x1F0FFFFFU
+#define LPDDR4__DENALI_CTL_61__TRAS_MAX_F2_MASK                      0x000FFFFFU
+#define LPDDR4__DENALI_CTL_61__TRAS_MAX_F2_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_61__TRAS_MAX_F2_WIDTH                             20U
+#define LPDDR4__TRAS_MAX_F2__REG DENALI_CTL_61
+#define LPDDR4__TRAS_MAX_F2__FLD LPDDR4__DENALI_CTL_61__TRAS_MAX_F2
+
+#define LPDDR4__DENALI_CTL_61__TCKE_F2_MASK                          0x1F000000U
+#define LPDDR4__DENALI_CTL_61__TCKE_F2_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_61__TCKE_F2_WIDTH                                  5U
+#define LPDDR4__TCKE_F2__REG DENALI_CTL_61
+#define LPDDR4__TCKE_F2__FLD LPDDR4__DENALI_CTL_61__TCKE_F2
+
+#define LPDDR4__DENALI_CTL_62_READ_MASK                              0x07073FFFU
+#define LPDDR4__DENALI_CTL_62_WRITE_MASK                             0x07073FFFU
+#define LPDDR4__DENALI_CTL_62__TCKESR_F2_MASK                        0x000000FFU
+#define LPDDR4__DENALI_CTL_62__TCKESR_F2_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_62__TCKESR_F2_WIDTH                                8U
+#define LPDDR4__TCKESR_F2__REG DENALI_CTL_62
+#define LPDDR4__TCKESR_F2__FLD LPDDR4__DENALI_CTL_62__TCKESR_F2
+
+#define LPDDR4__DENALI_CTL_62__TCCDMW_F2_MASK                        0x00003F00U
+#define LPDDR4__DENALI_CTL_62__TCCDMW_F2_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_62__TCCDMW_F2_WIDTH                                6U
+#define LPDDR4__TCCDMW_F2__REG DENALI_CTL_62
+#define LPDDR4__TCCDMW_F2__FLD LPDDR4__DENALI_CTL_62__TCCDMW_F2
+
+#define LPDDR4__DENALI_CTL_62__TPPD_MASK                             0x00070000U
+#define LPDDR4__DENALI_CTL_62__TPPD_SHIFT                                    16U
+#define LPDDR4__DENALI_CTL_62__TPPD_WIDTH                                     3U
+#define LPDDR4__TPPD__REG DENALI_CTL_62
+#define LPDDR4__TPPD__FLD LPDDR4__DENALI_CTL_62__TPPD
+
+#define LPDDR4__DENALI_CTL_62__MC_RESERVED0_MASK                     0x07000000U
+#define LPDDR4__DENALI_CTL_62__MC_RESERVED0_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_62__MC_RESERVED0_WIDTH                             3U
+#define LPDDR4__MC_RESERVED0__REG DENALI_CTL_62
+#define LPDDR4__MC_RESERVED0__FLD LPDDR4__DENALI_CTL_62__MC_RESERVED0
+
+#define LPDDR4__DENALI_CTL_63_READ_MASK                              0xFFFF0107U
+#define LPDDR4__DENALI_CTL_63_WRITE_MASK                             0xFFFF0107U
+#define LPDDR4__DENALI_CTL_63__MC_RESERVED1_MASK                     0x00000007U
+#define LPDDR4__DENALI_CTL_63__MC_RESERVED1_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_63__MC_RESERVED1_WIDTH                             3U
+#define LPDDR4__MC_RESERVED1__REG DENALI_CTL_63
+#define LPDDR4__MC_RESERVED1__FLD LPDDR4__DENALI_CTL_63__MC_RESERVED1
+
+#define LPDDR4__DENALI_CTL_63__WRITEINTERP_MASK                      0x00000100U
+#define LPDDR4__DENALI_CTL_63__WRITEINTERP_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_63__WRITEINTERP_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_63__WRITEINTERP_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_63__WRITEINTERP_WOSET                              0U
+#define LPDDR4__WRITEINTERP__REG DENALI_CTL_63
+#define LPDDR4__WRITEINTERP__FLD LPDDR4__DENALI_CTL_63__WRITEINTERP
+
+#define LPDDR4__DENALI_CTL_63__TRCD_F0_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_63__TRCD_F0_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_63__TRCD_F0_WIDTH                                  8U
+#define LPDDR4__TRCD_F0__REG DENALI_CTL_63
+#define LPDDR4__TRCD_F0__FLD LPDDR4__DENALI_CTL_63__TRCD_F0
+
+#define LPDDR4__DENALI_CTL_63__TWR_F0_MASK                           0xFF000000U
+#define LPDDR4__DENALI_CTL_63__TWR_F0_SHIFT                                  24U
+#define LPDDR4__DENALI_CTL_63__TWR_F0_WIDTH                                   8U
+#define LPDDR4__TWR_F0__REG DENALI_CTL_63
+#define LPDDR4__TWR_F0__FLD LPDDR4__DENALI_CTL_63__TWR_F0
+
+#define LPDDR4__DENALI_CTL_64_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_64_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_64__TRCD_F1_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_64__TRCD_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_64__TRCD_F1_WIDTH                                  8U
+#define LPDDR4__TRCD_F1__REG DENALI_CTL_64
+#define LPDDR4__TRCD_F1__FLD LPDDR4__DENALI_CTL_64__TRCD_F1
+
+#define LPDDR4__DENALI_CTL_64__TWR_F1_MASK                           0x0000FF00U
+#define LPDDR4__DENALI_CTL_64__TWR_F1_SHIFT                                   8U
+#define LPDDR4__DENALI_CTL_64__TWR_F1_WIDTH                                   8U
+#define LPDDR4__TWR_F1__REG DENALI_CTL_64
+#define LPDDR4__TWR_F1__FLD LPDDR4__DENALI_CTL_64__TWR_F1
+
+#define LPDDR4__DENALI_CTL_64__TRCD_F2_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_64__TRCD_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_64__TRCD_F2_WIDTH                                  8U
+#define LPDDR4__TRCD_F2__REG DENALI_CTL_64
+#define LPDDR4__TRCD_F2__FLD LPDDR4__DENALI_CTL_64__TRCD_F2
+
+#define LPDDR4__DENALI_CTL_64__TWR_F2_MASK                           0xFF000000U
+#define LPDDR4__DENALI_CTL_64__TWR_F2_SHIFT                                  24U
+#define LPDDR4__DENALI_CTL_64__TWR_F2_WIDTH                                   8U
+#define LPDDR4__TWR_F2__REG DENALI_CTL_64
+#define LPDDR4__TWR_F2__FLD LPDDR4__DENALI_CTL_64__TWR_F2
+
+#define LPDDR4__DENALI_CTL_65_READ_MASK                              0x0101010FU
+#define LPDDR4__DENALI_CTL_65_WRITE_MASK                             0x0101010FU
+#define LPDDR4__DENALI_CTL_65__TMRR_MASK                             0x0000000FU
+#define LPDDR4__DENALI_CTL_65__TMRR_SHIFT                                     0U
+#define LPDDR4__DENALI_CTL_65__TMRR_WIDTH                                     4U
+#define LPDDR4__TMRR__REG DENALI_CTL_65
+#define LPDDR4__TMRR__FLD LPDDR4__DENALI_CTL_65__TMRR
+
+#define LPDDR4__DENALI_CTL_65__AP_MASK                               0x00000100U
+#define LPDDR4__DENALI_CTL_65__AP_SHIFT                                       8U
+#define LPDDR4__DENALI_CTL_65__AP_WIDTH                                       1U
+#define LPDDR4__DENALI_CTL_65__AP_WOCLR                                       0U
+#define LPDDR4__DENALI_CTL_65__AP_WOSET                                       0U
+#define LPDDR4__AP__REG DENALI_CTL_65
+#define LPDDR4__AP__FLD LPDDR4__DENALI_CTL_65__AP
+
+#define LPDDR4__DENALI_CTL_65__CONCURRENTAP_MASK                     0x00010000U
+#define LPDDR4__DENALI_CTL_65__CONCURRENTAP_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_65__CONCURRENTAP_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_65__CONCURRENTAP_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_65__CONCURRENTAP_WOSET                             0U
+#define LPDDR4__CONCURRENTAP__REG DENALI_CTL_65
+#define LPDDR4__CONCURRENTAP__FLD LPDDR4__DENALI_CTL_65__CONCURRENTAP
+
+#define LPDDR4__DENALI_CTL_65__TRAS_LOCKOUT_MASK                     0x01000000U
+#define LPDDR4__DENALI_CTL_65__TRAS_LOCKOUT_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_65__TRAS_LOCKOUT_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_65__TRAS_LOCKOUT_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_65__TRAS_LOCKOUT_WOSET                             0U
+#define LPDDR4__TRAS_LOCKOUT__REG DENALI_CTL_65
+#define LPDDR4__TRAS_LOCKOUT__FLD LPDDR4__DENALI_CTL_65__TRAS_LOCKOUT
+
+#define LPDDR4__DENALI_CTL_66_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_CTL_66_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_CTL_66__TDAL_F0_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_66__TDAL_F0_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_66__TDAL_F0_WIDTH                                  8U
+#define LPDDR4__TDAL_F0__REG DENALI_CTL_66
+#define LPDDR4__TDAL_F0__FLD LPDDR4__DENALI_CTL_66__TDAL_F0
+
+#define LPDDR4__DENALI_CTL_66__TDAL_F1_MASK                          0x0000FF00U
+#define LPDDR4__DENALI_CTL_66__TDAL_F1_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_66__TDAL_F1_WIDTH                                  8U
+#define LPDDR4__TDAL_F1__REG DENALI_CTL_66
+#define LPDDR4__TDAL_F1__FLD LPDDR4__DENALI_CTL_66__TDAL_F1
+
+#define LPDDR4__DENALI_CTL_66__TDAL_F2_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_66__TDAL_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_66__TDAL_F2_WIDTH                                  8U
+#define LPDDR4__TDAL_F2__REG DENALI_CTL_66
+#define LPDDR4__TDAL_F2__FLD LPDDR4__DENALI_CTL_66__TDAL_F2
+
+#define LPDDR4__DENALI_CTL_66__BSTLEN_MASK                           0x3F000000U
+#define LPDDR4__DENALI_CTL_66__BSTLEN_SHIFT                                  24U
+#define LPDDR4__DENALI_CTL_66__BSTLEN_WIDTH                                   6U
+#define LPDDR4__BSTLEN__REG DENALI_CTL_66
+#define LPDDR4__BSTLEN__FLD LPDDR4__DENALI_CTL_66__BSTLEN
+
+#define LPDDR4__DENALI_CTL_67_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_67_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F0_0_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F0_0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F0_0_WIDTH                              8U
+#define LPDDR4__TRP_AB_F0_0__REG DENALI_CTL_67
+#define LPDDR4__TRP_AB_F0_0__FLD LPDDR4__DENALI_CTL_67__TRP_AB_F0_0
+
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F1_0_MASK                      0x0000FF00U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F1_0_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F1_0_WIDTH                              8U
+#define LPDDR4__TRP_AB_F1_0__REG DENALI_CTL_67
+#define LPDDR4__TRP_AB_F1_0__FLD LPDDR4__DENALI_CTL_67__TRP_AB_F1_0
+
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F2_0_MASK                      0x00FF0000U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F2_0_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F2_0_WIDTH                              8U
+#define LPDDR4__TRP_AB_F2_0__REG DENALI_CTL_67
+#define LPDDR4__TRP_AB_F2_0__FLD LPDDR4__DENALI_CTL_67__TRP_AB_F2_0
+
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F0_1_MASK                      0xFF000000U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F0_1_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_67__TRP_AB_F0_1_WIDTH                              8U
+#define LPDDR4__TRP_AB_F0_1__REG DENALI_CTL_67
+#define LPDDR4__TRP_AB_F0_1__FLD LPDDR4__DENALI_CTL_67__TRP_AB_F0_1
+
+#define LPDDR4__DENALI_CTL_68_READ_MASK                              0x0301FFFFU
+#define LPDDR4__DENALI_CTL_68_WRITE_MASK                             0x0301FFFFU
+#define LPDDR4__DENALI_CTL_68__TRP_AB_F1_1_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_68__TRP_AB_F1_1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_68__TRP_AB_F1_1_WIDTH                              8U
+#define LPDDR4__TRP_AB_F1_1__REG DENALI_CTL_68
+#define LPDDR4__TRP_AB_F1_1__FLD LPDDR4__DENALI_CTL_68__TRP_AB_F1_1
+
+#define LPDDR4__DENALI_CTL_68__TRP_AB_F2_1_MASK                      0x0000FF00U
+#define LPDDR4__DENALI_CTL_68__TRP_AB_F2_1_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_68__TRP_AB_F2_1_WIDTH                              8U
+#define LPDDR4__TRP_AB_F2_1__REG DENALI_CTL_68
+#define LPDDR4__TRP_AB_F2_1__FLD LPDDR4__DENALI_CTL_68__TRP_AB_F2_1
+
+#define LPDDR4__DENALI_CTL_68__REG_DIMM_ENABLE_MASK                  0x00010000U
+#define LPDDR4__DENALI_CTL_68__REG_DIMM_ENABLE_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_68__REG_DIMM_ENABLE_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_68__REG_DIMM_ENABLE_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_68__REG_DIMM_ENABLE_WOSET                          0U
+#define LPDDR4__REG_DIMM_ENABLE__REG DENALI_CTL_68
+#define LPDDR4__REG_DIMM_ENABLE__FLD LPDDR4__DENALI_CTL_68__REG_DIMM_ENABLE
+
+#define LPDDR4__DENALI_CTL_68__ADDRESS_MIRRORING_MASK                0x03000000U
+#define LPDDR4__DENALI_CTL_68__ADDRESS_MIRRORING_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_68__ADDRESS_MIRRORING_WIDTH                        2U
+#define LPDDR4__ADDRESS_MIRRORING__REG DENALI_CTL_68
+#define LPDDR4__ADDRESS_MIRRORING__FLD LPDDR4__DENALI_CTL_68__ADDRESS_MIRRORING
+
+#define LPDDR4__DENALI_CTL_69_READ_MASK                              0x00010101U
+#define LPDDR4__DENALI_CTL_69_WRITE_MASK                             0x00010101U
+#define LPDDR4__DENALI_CTL_69__OPTIMAL_RMODW_EN_MASK                 0x00000001U
+#define LPDDR4__DENALI_CTL_69__OPTIMAL_RMODW_EN_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_69__OPTIMAL_RMODW_EN_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_69__OPTIMAL_RMODW_EN_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_69__OPTIMAL_RMODW_EN_WOSET                         0U
+#define LPDDR4__OPTIMAL_RMODW_EN__REG DENALI_CTL_69
+#define LPDDR4__OPTIMAL_RMODW_EN__FLD LPDDR4__DENALI_CTL_69__OPTIMAL_RMODW_EN
+
+#define LPDDR4__DENALI_CTL_69__MC_RESERVED2_MASK                     0x00000100U
+#define LPDDR4__DENALI_CTL_69__MC_RESERVED2_SHIFT                             8U
+#define LPDDR4__DENALI_CTL_69__MC_RESERVED2_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_69__MC_RESERVED2_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_69__MC_RESERVED2_WOSET                             0U
+#define LPDDR4__MC_RESERVED2__REG DENALI_CTL_69
+#define LPDDR4__MC_RESERVED2__FLD LPDDR4__DENALI_CTL_69__MC_RESERVED2
+
+#define LPDDR4__DENALI_CTL_69__NO_MEMORY_DM_MASK                     0x00010000U
+#define LPDDR4__DENALI_CTL_69__NO_MEMORY_DM_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_69__NO_MEMORY_DM_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_69__NO_MEMORY_DM_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_69__NO_MEMORY_DM_WOSET                             0U
+#define LPDDR4__NO_MEMORY_DM__REG DENALI_CTL_69
+#define LPDDR4__NO_MEMORY_DM__FLD LPDDR4__DENALI_CTL_69__NO_MEMORY_DM
+
+#define LPDDR4__DENALI_CTL_70_READ_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_CTL_70_WRITE_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_CTL_70__CA_PARITY_ERROR_INJECT_MASK           0x03FFFFFFU
+#define LPDDR4__DENALI_CTL_70__CA_PARITY_ERROR_INJECT_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_70__CA_PARITY_ERROR_INJECT_WIDTH                  26U
+#define LPDDR4__CA_PARITY_ERROR_INJECT__REG DENALI_CTL_70
+#define LPDDR4__CA_PARITY_ERROR_INJECT__FLD LPDDR4__DENALI_CTL_70__CA_PARITY_ERROR_INJECT
+
+#define LPDDR4__DENALI_CTL_71_READ_MASK                              0x01010001U
+#define LPDDR4__DENALI_CTL_71_WRITE_MASK                             0x01010001U
+#define LPDDR4__DENALI_CTL_71__CA_PARITY_ERROR_MASK                  0x00000001U
+#define LPDDR4__DENALI_CTL_71__CA_PARITY_ERROR_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_71__CA_PARITY_ERROR_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_71__CA_PARITY_ERROR_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_71__CA_PARITY_ERROR_WOSET                          0U
+#define LPDDR4__CA_PARITY_ERROR__REG DENALI_CTL_71
+#define LPDDR4__CA_PARITY_ERROR__FLD LPDDR4__DENALI_CTL_71__CA_PARITY_ERROR
+
+#define LPDDR4__DENALI_CTL_71__AREFRESH_MASK                         0x00000100U
+#define LPDDR4__DENALI_CTL_71__AREFRESH_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_71__AREFRESH_WIDTH                                 1U
+#define LPDDR4__DENALI_CTL_71__AREFRESH_WOCLR                                 0U
+#define LPDDR4__DENALI_CTL_71__AREFRESH_WOSET                                 0U
+#define LPDDR4__AREFRESH__REG DENALI_CTL_71
+#define LPDDR4__AREFRESH__FLD LPDDR4__DENALI_CTL_71__AREFRESH
+
+#define LPDDR4__DENALI_CTL_71__AREF_STATUS_MASK                      0x00010000U
+#define LPDDR4__DENALI_CTL_71__AREF_STATUS_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_71__AREF_STATUS_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_71__AREF_STATUS_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_71__AREF_STATUS_WOSET                              0U
+#define LPDDR4__AREF_STATUS__REG DENALI_CTL_71
+#define LPDDR4__AREF_STATUS__FLD LPDDR4__DENALI_CTL_71__AREF_STATUS
+
+#define LPDDR4__DENALI_CTL_71__TREF_ENABLE_MASK                      0x01000000U
+#define LPDDR4__DENALI_CTL_71__TREF_ENABLE_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_71__TREF_ENABLE_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_71__TREF_ENABLE_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_71__TREF_ENABLE_WOSET                              0U
+#define LPDDR4__TREF_ENABLE__REG DENALI_CTL_71
+#define LPDDR4__TREF_ENABLE__FLD LPDDR4__DENALI_CTL_71__TREF_ENABLE
+
+#define LPDDR4__DENALI_CTL_72_READ_MASK                              0x03FF3F07U
+#define LPDDR4__DENALI_CTL_72_WRITE_MASK                             0x03FF3F07U
+#define LPDDR4__DENALI_CTL_72__TRFC_OPT_THRESHOLD_MASK               0x00000007U
+#define LPDDR4__DENALI_CTL_72__TRFC_OPT_THRESHOLD_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_72__TRFC_OPT_THRESHOLD_WIDTH                       3U
+#define LPDDR4__TRFC_OPT_THRESHOLD__REG DENALI_CTL_72
+#define LPDDR4__TRFC_OPT_THRESHOLD__FLD LPDDR4__DENALI_CTL_72__TRFC_OPT_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_72__CS_COMPARISON_FOR_REFRESH_DEPTH_MASK  0x00003F00U
+#define LPDDR4__DENALI_CTL_72__CS_COMPARISON_FOR_REFRESH_DEPTH_SHIFT          8U
+#define LPDDR4__DENALI_CTL_72__CS_COMPARISON_FOR_REFRESH_DEPTH_WIDTH          6U
+#define LPDDR4__CS_COMPARISON_FOR_REFRESH_DEPTH__REG DENALI_CTL_72
+#define LPDDR4__CS_COMPARISON_FOR_REFRESH_DEPTH__FLD LPDDR4__DENALI_CTL_72__CS_COMPARISON_FOR_REFRESH_DEPTH
+
+#define LPDDR4__DENALI_CTL_72__TRFC_F0_MASK                          0x03FF0000U
+#define LPDDR4__DENALI_CTL_72__TRFC_F0_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_72__TRFC_F0_WIDTH                                 10U
+#define LPDDR4__TRFC_F0__REG DENALI_CTL_72
+#define LPDDR4__TRFC_F0__FLD LPDDR4__DENALI_CTL_72__TRFC_F0
+
+#define LPDDR4__DENALI_CTL_73_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_CTL_73_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_73__TREF_F0_MASK                          0x000FFFFFU
+#define LPDDR4__DENALI_CTL_73__TREF_F0_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_73__TREF_F0_WIDTH                                 20U
+#define LPDDR4__TREF_F0__REG DENALI_CTL_73
+#define LPDDR4__TREF_F0__FLD LPDDR4__DENALI_CTL_73__TREF_F0
+
+#define LPDDR4__DENALI_CTL_74_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_CTL_74_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_CTL_74__TRFC_F1_MASK                          0x000003FFU
+#define LPDDR4__DENALI_CTL_74__TRFC_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_74__TRFC_F1_WIDTH                                 10U
+#define LPDDR4__TRFC_F1__REG DENALI_CTL_74
+#define LPDDR4__TRFC_F1__FLD LPDDR4__DENALI_CTL_74__TRFC_F1
+
+#define LPDDR4__DENALI_CTL_75_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_CTL_75_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_75__TREF_F1_MASK                          0x000FFFFFU
+#define LPDDR4__DENALI_CTL_75__TREF_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_75__TREF_F1_WIDTH                                 20U
+#define LPDDR4__TREF_F1__REG DENALI_CTL_75
+#define LPDDR4__TREF_F1__FLD LPDDR4__DENALI_CTL_75__TREF_F1
+
+#define LPDDR4__DENALI_CTL_76_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_CTL_76_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_CTL_76__TRFC_F2_MASK                          0x000003FFU
+#define LPDDR4__DENALI_CTL_76__TRFC_F2_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_76__TRFC_F2_WIDTH                                 10U
+#define LPDDR4__TRFC_F2__REG DENALI_CTL_76
+#define LPDDR4__TRFC_F2__FLD LPDDR4__DENALI_CTL_76__TRFC_F2
+
+#define LPDDR4__DENALI_CTL_77_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_CTL_77_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_77__TREF_F2_MASK                          0x000FFFFFU
+#define LPDDR4__DENALI_CTL_77__TREF_F2_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_77__TREF_F2_WIDTH                                 20U
+#define LPDDR4__TREF_F2__REG DENALI_CTL_77
+#define LPDDR4__TREF_F2__FLD LPDDR4__DENALI_CTL_77__TREF_F2
+
+#define LPDDR4__DENALI_CTL_78_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_CTL_78_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_78__TREF_INTERVAL_MASK                    0x000FFFFFU
+#define LPDDR4__DENALI_CTL_78__TREF_INTERVAL_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_78__TREF_INTERVAL_WIDTH                           20U
+#define LPDDR4__TREF_INTERVAL__REG DENALI_CTL_78
+#define LPDDR4__TREF_INTERVAL__FLD LPDDR4__DENALI_CTL_78__TREF_INTERVAL
+
+#define LPDDR4__DENALI_CTL_79_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_CTL_79_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_CTL_79__TRFC_PB_F0_MASK                       0x000003FFU
+#define LPDDR4__DENALI_CTL_79__TRFC_PB_F0_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_79__TRFC_PB_F0_WIDTH                              10U
+#define LPDDR4__TRFC_PB_F0__REG DENALI_CTL_79
+#define LPDDR4__TRFC_PB_F0__FLD LPDDR4__DENALI_CTL_79__TRFC_PB_F0
+
+#define LPDDR4__DENALI_CTL_80_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_CTL_80_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_80__TREFI_PB_F0_MASK                      0x000FFFFFU
+#define LPDDR4__DENALI_CTL_80__TREFI_PB_F0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_80__TREFI_PB_F0_WIDTH                             20U
+#define LPDDR4__TREFI_PB_F0__REG DENALI_CTL_80
+#define LPDDR4__TREFI_PB_F0__FLD LPDDR4__DENALI_CTL_80__TREFI_PB_F0
+
+#define LPDDR4__DENALI_CTL_81_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_CTL_81_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_CTL_81__TRFC_PB_F1_MASK                       0x000003FFU
+#define LPDDR4__DENALI_CTL_81__TRFC_PB_F1_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_81__TRFC_PB_F1_WIDTH                              10U
+#define LPDDR4__TRFC_PB_F1__REG DENALI_CTL_81
+#define LPDDR4__TRFC_PB_F1__FLD LPDDR4__DENALI_CTL_81__TRFC_PB_F1
+
+#define LPDDR4__DENALI_CTL_82_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_CTL_82_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_82__TREFI_PB_F1_MASK                      0x000FFFFFU
+#define LPDDR4__DENALI_CTL_82__TREFI_PB_F1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_82__TREFI_PB_F1_WIDTH                             20U
+#define LPDDR4__TREFI_PB_F1__REG DENALI_CTL_82
+#define LPDDR4__TREFI_PB_F1__FLD LPDDR4__DENALI_CTL_82__TREFI_PB_F1
+
+#define LPDDR4__DENALI_CTL_83_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_CTL_83_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_CTL_83__TRFC_PB_F2_MASK                       0x000003FFU
+#define LPDDR4__DENALI_CTL_83__TRFC_PB_F2_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_83__TRFC_PB_F2_WIDTH                              10U
+#define LPDDR4__TRFC_PB_F2__REG DENALI_CTL_83
+#define LPDDR4__TRFC_PB_F2__FLD LPDDR4__DENALI_CTL_83__TRFC_PB_F2
+
+#define LPDDR4__DENALI_CTL_84_READ_MASK                              0x010FFFFFU
+#define LPDDR4__DENALI_CTL_84_WRITE_MASK                             0x010FFFFFU
+#define LPDDR4__DENALI_CTL_84__TREFI_PB_F2_MASK                      0x000FFFFFU
+#define LPDDR4__DENALI_CTL_84__TREFI_PB_F2_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_84__TREFI_PB_F2_WIDTH                             20U
+#define LPDDR4__TREFI_PB_F2__REG DENALI_CTL_84
+#define LPDDR4__TREFI_PB_F2__FLD LPDDR4__DENALI_CTL_84__TREFI_PB_F2
+
+#define LPDDR4__DENALI_CTL_84__PBR_EN_MASK                           0x01000000U
+#define LPDDR4__DENALI_CTL_84__PBR_EN_SHIFT                                  24U
+#define LPDDR4__DENALI_CTL_84__PBR_EN_WIDTH                                   1U
+#define LPDDR4__DENALI_CTL_84__PBR_EN_WOCLR                                   0U
+#define LPDDR4__DENALI_CTL_84__PBR_EN_WOSET                                   0U
+#define LPDDR4__PBR_EN__REG DENALI_CTL_84
+#define LPDDR4__PBR_EN__FLD LPDDR4__DENALI_CTL_84__PBR_EN
+
+#define LPDDR4__DENALI_CTL_85_READ_MASK                              0x0FFFFF01U
+#define LPDDR4__DENALI_CTL_85_WRITE_MASK                             0x0FFFFF01U
+#define LPDDR4__DENALI_CTL_85__PBR_NUMERIC_ORDER_MASK                0x00000001U
+#define LPDDR4__DENALI_CTL_85__PBR_NUMERIC_ORDER_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_85__PBR_NUMERIC_ORDER_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_85__PBR_NUMERIC_ORDER_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_85__PBR_NUMERIC_ORDER_WOSET                        0U
+#define LPDDR4__PBR_NUMERIC_ORDER__REG DENALI_CTL_85
+#define LPDDR4__PBR_NUMERIC_ORDER__FLD LPDDR4__DENALI_CTL_85__PBR_NUMERIC_ORDER
+
+#define LPDDR4__DENALI_CTL_85__PBR_MAX_BANK_WAIT_MASK                0x00FFFF00U
+#define LPDDR4__DENALI_CTL_85__PBR_MAX_BANK_WAIT_SHIFT                        8U
+#define LPDDR4__DENALI_CTL_85__PBR_MAX_BANK_WAIT_WIDTH                       16U
+#define LPDDR4__PBR_MAX_BANK_WAIT__REG DENALI_CTL_85
+#define LPDDR4__PBR_MAX_BANK_WAIT__FLD LPDDR4__DENALI_CTL_85__PBR_MAX_BANK_WAIT
+
+#define LPDDR4__DENALI_CTL_85__PBR_BANK_SELECT_DELAY_MASK            0x0F000000U
+#define LPDDR4__DENALI_CTL_85__PBR_BANK_SELECT_DELAY_SHIFT                   24U
+#define LPDDR4__DENALI_CTL_85__PBR_BANK_SELECT_DELAY_WIDTH                    4U
+#define LPDDR4__PBR_BANK_SELECT_DELAY__REG DENALI_CTL_85
+#define LPDDR4__PBR_BANK_SELECT_DELAY__FLD LPDDR4__DENALI_CTL_85__PBR_BANK_SELECT_DELAY
+
+#define LPDDR4__DENALI_CTL_86_READ_MASK                              0x001F1F01U
+#define LPDDR4__DENALI_CTL_86_WRITE_MASK                             0x001F1F01U
+#define LPDDR4__DENALI_CTL_86__PBR_CONT_REQ_EN_MASK                  0x00000001U
+#define LPDDR4__DENALI_CTL_86__PBR_CONT_REQ_EN_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_86__PBR_CONT_REQ_EN_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_86__PBR_CONT_REQ_EN_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_86__PBR_CONT_REQ_EN_WOSET                          0U
+#define LPDDR4__PBR_CONT_REQ_EN__REG DENALI_CTL_86
+#define LPDDR4__PBR_CONT_REQ_EN__FLD LPDDR4__DENALI_CTL_86__PBR_CONT_REQ_EN
+
+#define LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_EN_THRESHOLD_MASK       0x00001F00U
+#define LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_EN_THRESHOLD_SHIFT               8U
+#define LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_EN_THRESHOLD_WIDTH               5U
+#define LPDDR4__AREF_PBR_CONT_EN_THRESHOLD__REG DENALI_CTL_86
+#define LPDDR4__AREF_PBR_CONT_EN_THRESHOLD__FLD LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_EN_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_DIS_THRESHOLD_MASK      0x001F0000U
+#define LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_DIS_THRESHOLD_SHIFT             16U
+#define LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_DIS_THRESHOLD_WIDTH              5U
+#define LPDDR4__AREF_PBR_CONT_DIS_THRESHOLD__REG DENALI_CTL_86
+#define LPDDR4__AREF_PBR_CONT_DIS_THRESHOLD__FLD LPDDR4__DENALI_CTL_86__AREF_PBR_CONT_DIS_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_87_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_87_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_87__TPDEX_F0_MASK                         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_87__TPDEX_F0_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_87__TPDEX_F0_WIDTH                                16U
+#define LPDDR4__TPDEX_F0__REG DENALI_CTL_87
+#define LPDDR4__TPDEX_F0__FLD LPDDR4__DENALI_CTL_87__TPDEX_F0
+
+#define LPDDR4__DENALI_CTL_87__TPDEX_F1_MASK                         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_87__TPDEX_F1_SHIFT                                16U
+#define LPDDR4__DENALI_CTL_87__TPDEX_F1_WIDTH                                16U
+#define LPDDR4__TPDEX_F1__REG DENALI_CTL_87
+#define LPDDR4__TPDEX_F1__FLD LPDDR4__DENALI_CTL_87__TPDEX_F1
+
+#define LPDDR4__DENALI_CTL_88_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_CTL_88_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_88__TPDEX_F2_MASK                         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_88__TPDEX_F2_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_88__TPDEX_F2_WIDTH                                16U
+#define LPDDR4__TPDEX_F2__REG DENALI_CTL_88
+#define LPDDR4__TPDEX_F2__FLD LPDDR4__DENALI_CTL_88__TPDEX_F2
+
+#define LPDDR4__DENALI_CTL_89_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_89_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_89__CTL_UNUSED_REG_0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_89__CTL_UNUSED_REG_0_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_89__CTL_UNUSED_REG_0_WIDTH                        32U
+#define LPDDR4__CTL_UNUSED_REG_0__REG DENALI_CTL_89
+#define LPDDR4__CTL_UNUSED_REG_0__FLD LPDDR4__DENALI_CTL_89__CTL_UNUSED_REG_0
+
+#define LPDDR4__DENALI_CTL_90_READ_MASK                              0x1FFFFFFFU
+#define LPDDR4__DENALI_CTL_90_WRITE_MASK                             0x1FFFFFFFU
+#define LPDDR4__DENALI_CTL_90__TMRRI_F0_MASK                         0x000000FFU
+#define LPDDR4__DENALI_CTL_90__TMRRI_F0_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_90__TMRRI_F0_WIDTH                                 8U
+#define LPDDR4__TMRRI_F0__REG DENALI_CTL_90
+#define LPDDR4__TMRRI_F0__FLD LPDDR4__DENALI_CTL_90__TMRRI_F0
+
+#define LPDDR4__DENALI_CTL_90__TMRRI_F1_MASK                         0x0000FF00U
+#define LPDDR4__DENALI_CTL_90__TMRRI_F1_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_90__TMRRI_F1_WIDTH                                 8U
+#define LPDDR4__TMRRI_F1__REG DENALI_CTL_90
+#define LPDDR4__TMRRI_F1__FLD LPDDR4__DENALI_CTL_90__TMRRI_F1
+
+#define LPDDR4__DENALI_CTL_90__TMRRI_F2_MASK                         0x00FF0000U
+#define LPDDR4__DENALI_CTL_90__TMRRI_F2_SHIFT                                16U
+#define LPDDR4__DENALI_CTL_90__TMRRI_F2_WIDTH                                 8U
+#define LPDDR4__TMRRI_F2__REG DENALI_CTL_90
+#define LPDDR4__TMRRI_F2__FLD LPDDR4__DENALI_CTL_90__TMRRI_F2
+
+#define LPDDR4__DENALI_CTL_90__TCKELCS_F0_MASK                       0x1F000000U
+#define LPDDR4__DENALI_CTL_90__TCKELCS_F0_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_90__TCKELCS_F0_WIDTH                               5U
+#define LPDDR4__TCKELCS_F0__REG DENALI_CTL_90
+#define LPDDR4__TCKELCS_F0__FLD LPDDR4__DENALI_CTL_90__TCKELCS_F0
+
+#define LPDDR4__DENALI_CTL_91_READ_MASK                              0x1F0F1F1FU
+#define LPDDR4__DENALI_CTL_91_WRITE_MASK                             0x1F0F1F1FU
+#define LPDDR4__DENALI_CTL_91__TCKEHCS_F0_MASK                       0x0000001FU
+#define LPDDR4__DENALI_CTL_91__TCKEHCS_F0_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_91__TCKEHCS_F0_WIDTH                               5U
+#define LPDDR4__TCKEHCS_F0__REG DENALI_CTL_91
+#define LPDDR4__TCKEHCS_F0__FLD LPDDR4__DENALI_CTL_91__TCKEHCS_F0
+
+#define LPDDR4__DENALI_CTL_91__TMRWCKEL_F0_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_91__TMRWCKEL_F0_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_91__TMRWCKEL_F0_WIDTH                              5U
+#define LPDDR4__TMRWCKEL_F0__REG DENALI_CTL_91
+#define LPDDR4__TMRWCKEL_F0__FLD LPDDR4__DENALI_CTL_91__TMRWCKEL_F0
+
+#define LPDDR4__DENALI_CTL_91__TZQCKE_F0_MASK                        0x000F0000U
+#define LPDDR4__DENALI_CTL_91__TZQCKE_F0_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_91__TZQCKE_F0_WIDTH                                4U
+#define LPDDR4__TZQCKE_F0__REG DENALI_CTL_91
+#define LPDDR4__TZQCKE_F0__FLD LPDDR4__DENALI_CTL_91__TZQCKE_F0
+
+#define LPDDR4__DENALI_CTL_91__TCKELCS_F1_MASK                       0x1F000000U
+#define LPDDR4__DENALI_CTL_91__TCKELCS_F1_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_91__TCKELCS_F1_WIDTH                               5U
+#define LPDDR4__TCKELCS_F1__REG DENALI_CTL_91
+#define LPDDR4__TCKELCS_F1__FLD LPDDR4__DENALI_CTL_91__TCKELCS_F1
+
+#define LPDDR4__DENALI_CTL_92_READ_MASK                              0x1F0F1F1FU
+#define LPDDR4__DENALI_CTL_92_WRITE_MASK                             0x1F0F1F1FU
+#define LPDDR4__DENALI_CTL_92__TCKEHCS_F1_MASK                       0x0000001FU
+#define LPDDR4__DENALI_CTL_92__TCKEHCS_F1_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_92__TCKEHCS_F1_WIDTH                               5U
+#define LPDDR4__TCKEHCS_F1__REG DENALI_CTL_92
+#define LPDDR4__TCKEHCS_F1__FLD LPDDR4__DENALI_CTL_92__TCKEHCS_F1
+
+#define LPDDR4__DENALI_CTL_92__TMRWCKEL_F1_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_92__TMRWCKEL_F1_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_92__TMRWCKEL_F1_WIDTH                              5U
+#define LPDDR4__TMRWCKEL_F1__REG DENALI_CTL_92
+#define LPDDR4__TMRWCKEL_F1__FLD LPDDR4__DENALI_CTL_92__TMRWCKEL_F1
+
+#define LPDDR4__DENALI_CTL_92__TZQCKE_F1_MASK                        0x000F0000U
+#define LPDDR4__DENALI_CTL_92__TZQCKE_F1_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_92__TZQCKE_F1_WIDTH                                4U
+#define LPDDR4__TZQCKE_F1__REG DENALI_CTL_92
+#define LPDDR4__TZQCKE_F1__FLD LPDDR4__DENALI_CTL_92__TZQCKE_F1
+
+#define LPDDR4__DENALI_CTL_92__TCKELCS_F2_MASK                       0x1F000000U
+#define LPDDR4__DENALI_CTL_92__TCKELCS_F2_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_92__TCKELCS_F2_WIDTH                               5U
+#define LPDDR4__TCKELCS_F2__REG DENALI_CTL_92
+#define LPDDR4__TCKELCS_F2__FLD LPDDR4__DENALI_CTL_92__TCKELCS_F2
+
+#define LPDDR4__DENALI_CTL_93_READ_MASK                              0x1F0F1F1FU
+#define LPDDR4__DENALI_CTL_93_WRITE_MASK                             0x1F0F1F1FU
+#define LPDDR4__DENALI_CTL_93__TCKEHCS_F2_MASK                       0x0000001FU
+#define LPDDR4__DENALI_CTL_93__TCKEHCS_F2_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_93__TCKEHCS_F2_WIDTH                               5U
+#define LPDDR4__TCKEHCS_F2__REG DENALI_CTL_93
+#define LPDDR4__TCKEHCS_F2__FLD LPDDR4__DENALI_CTL_93__TCKEHCS_F2
+
+#define LPDDR4__DENALI_CTL_93__TMRWCKEL_F2_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_93__TMRWCKEL_F2_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_93__TMRWCKEL_F2_WIDTH                              5U
+#define LPDDR4__TMRWCKEL_F2__REG DENALI_CTL_93
+#define LPDDR4__TMRWCKEL_F2__FLD LPDDR4__DENALI_CTL_93__TMRWCKEL_F2
+
+#define LPDDR4__DENALI_CTL_93__TZQCKE_F2_MASK                        0x000F0000U
+#define LPDDR4__DENALI_CTL_93__TZQCKE_F2_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_93__TZQCKE_F2_WIDTH                                4U
+#define LPDDR4__TZQCKE_F2__REG DENALI_CTL_93
+#define LPDDR4__TZQCKE_F2__FLD LPDDR4__DENALI_CTL_93__TZQCKE_F2
+
+#define LPDDR4__DENALI_CTL_93__TCSCKE_F0_MASK                        0x1F000000U
+#define LPDDR4__DENALI_CTL_93__TCSCKE_F0_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_93__TCSCKE_F0_WIDTH                                5U
+#define LPDDR4__TCSCKE_F0__REG DENALI_CTL_93
+#define LPDDR4__TCSCKE_F0__FLD LPDDR4__DENALI_CTL_93__TCSCKE_F0
+
+#define LPDDR4__DENALI_CTL_94_READ_MASK                              0x1F011F01U
+#define LPDDR4__DENALI_CTL_94_WRITE_MASK                             0x1F011F01U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F0_MASK                0x00000001U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F0_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F0_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F0_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F0_WOSET                        0U
+#define LPDDR4__CA_DEFAULT_VAL_F0__REG DENALI_CTL_94
+#define LPDDR4__CA_DEFAULT_VAL_F0__FLD LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F0
+
+#define LPDDR4__DENALI_CTL_94__TCSCKE_F1_MASK                        0x00001F00U
+#define LPDDR4__DENALI_CTL_94__TCSCKE_F1_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_94__TCSCKE_F1_WIDTH                                5U
+#define LPDDR4__TCSCKE_F1__REG DENALI_CTL_94
+#define LPDDR4__TCSCKE_F1__FLD LPDDR4__DENALI_CTL_94__TCSCKE_F1
+
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F1_MASK                0x00010000U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F1_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F1_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F1_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F1_WOSET                        0U
+#define LPDDR4__CA_DEFAULT_VAL_F1__REG DENALI_CTL_94
+#define LPDDR4__CA_DEFAULT_VAL_F1__FLD LPDDR4__DENALI_CTL_94__CA_DEFAULT_VAL_F1
+
+#define LPDDR4__DENALI_CTL_94__TCSCKE_F2_MASK                        0x1F000000U
+#define LPDDR4__DENALI_CTL_94__TCSCKE_F2_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_94__TCSCKE_F2_WIDTH                                5U
+#define LPDDR4__TCSCKE_F2__REG DENALI_CTL_94
+#define LPDDR4__TCSCKE_F2__FLD LPDDR4__DENALI_CTL_94__TCSCKE_F2
+
+#define LPDDR4__DENALI_CTL_95_READ_MASK                              0x00FFFF01U
+#define LPDDR4__DENALI_CTL_95_WRITE_MASK                             0x00FFFF01U
+#define LPDDR4__DENALI_CTL_95__CA_DEFAULT_VAL_F2_MASK                0x00000001U
+#define LPDDR4__DENALI_CTL_95__CA_DEFAULT_VAL_F2_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_95__CA_DEFAULT_VAL_F2_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_95__CA_DEFAULT_VAL_F2_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_95__CA_DEFAULT_VAL_F2_WOSET                        0U
+#define LPDDR4__CA_DEFAULT_VAL_F2__REG DENALI_CTL_95
+#define LPDDR4__CA_DEFAULT_VAL_F2__FLD LPDDR4__DENALI_CTL_95__CA_DEFAULT_VAL_F2
+
+#define LPDDR4__DENALI_CTL_95__TXSR_F0_MASK                          0x00FFFF00U
+#define LPDDR4__DENALI_CTL_95__TXSR_F0_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_95__TXSR_F0_WIDTH                                 16U
+#define LPDDR4__TXSR_F0__REG DENALI_CTL_95
+#define LPDDR4__TXSR_F0__FLD LPDDR4__DENALI_CTL_95__TXSR_F0
+
+#define LPDDR4__DENALI_CTL_96_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_96_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_96__TXSNR_F0_MASK                         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_96__TXSNR_F0_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_96__TXSNR_F0_WIDTH                                16U
+#define LPDDR4__TXSNR_F0__REG DENALI_CTL_96
+#define LPDDR4__TXSNR_F0__FLD LPDDR4__DENALI_CTL_96__TXSNR_F0
+
+#define LPDDR4__DENALI_CTL_96__TXSR_F1_MASK                          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_96__TXSR_F1_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_96__TXSR_F1_WIDTH                                 16U
+#define LPDDR4__TXSR_F1__REG DENALI_CTL_96
+#define LPDDR4__TXSR_F1__FLD LPDDR4__DENALI_CTL_96__TXSR_F1
+
+#define LPDDR4__DENALI_CTL_97_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_97_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_97__TXSNR_F1_MASK                         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_97__TXSNR_F1_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_97__TXSNR_F1_WIDTH                                16U
+#define LPDDR4__TXSNR_F1__REG DENALI_CTL_97
+#define LPDDR4__TXSNR_F1__FLD LPDDR4__DENALI_CTL_97__TXSNR_F1
+
+#define LPDDR4__DENALI_CTL_97__TXSR_F2_MASK                          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_97__TXSR_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_97__TXSR_F2_WIDTH                                 16U
+#define LPDDR4__TXSR_F2__REG DENALI_CTL_97
+#define LPDDR4__TXSR_F2__FLD LPDDR4__DENALI_CTL_97__TXSR_F2
+
+#define LPDDR4__DENALI_CTL_98_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_98_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_98__TXSNR_F2_MASK                         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_98__TXSNR_F2_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_98__TXSNR_F2_WIDTH                                16U
+#define LPDDR4__TXSNR_F2__REG DENALI_CTL_98
+#define LPDDR4__TXSNR_F2__FLD LPDDR4__DENALI_CTL_98__TXSNR_F2
+
+#define LPDDR4__DENALI_CTL_98__TXPR_F0_MASK                          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_98__TXPR_F0_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_98__TXPR_F0_WIDTH                                 16U
+#define LPDDR4__TXPR_F0__REG DENALI_CTL_98
+#define LPDDR4__TXPR_F0__FLD LPDDR4__DENALI_CTL_98__TXPR_F0
+
+#define LPDDR4__DENALI_CTL_99_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_99_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_99__TXPR_F1_MASK                          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_99__TXPR_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_99__TXPR_F1_WIDTH                                 16U
+#define LPDDR4__TXPR_F1__REG DENALI_CTL_99
+#define LPDDR4__TXPR_F1__FLD LPDDR4__DENALI_CTL_99__TXPR_F1
+
+#define LPDDR4__DENALI_CTL_99__TXPR_F2_MASK                          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_99__TXPR_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_99__TXPR_F2_WIDTH                                 16U
+#define LPDDR4__TXPR_F2__REG DENALI_CTL_99
+#define LPDDR4__TXPR_F2__FLD LPDDR4__DENALI_CTL_99__TXPR_F2
+
+#define LPDDR4__DENALI_CTL_100_READ_MASK                             0x1F1F07FFU
+#define LPDDR4__DENALI_CTL_100_WRITE_MASK                            0x1F1F07FFU
+#define LPDDR4__DENALI_CTL_100__TSR_F0_MASK                          0x000000FFU
+#define LPDDR4__DENALI_CTL_100__TSR_F0_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_100__TSR_F0_WIDTH                                  8U
+#define LPDDR4__TSR_F0__REG DENALI_CTL_100
+#define LPDDR4__TSR_F0__FLD LPDDR4__DENALI_CTL_100__TSR_F0
+
+#define LPDDR4__DENALI_CTL_100__TESCKE_F0_MASK                       0x00000700U
+#define LPDDR4__DENALI_CTL_100__TESCKE_F0_SHIFT                               8U
+#define LPDDR4__DENALI_CTL_100__TESCKE_F0_WIDTH                               3U
+#define LPDDR4__TESCKE_F0__REG DENALI_CTL_100
+#define LPDDR4__TESCKE_F0__FLD LPDDR4__DENALI_CTL_100__TESCKE_F0
+
+#define LPDDR4__DENALI_CTL_100__TCSCKEH_F0_MASK                      0x001F0000U
+#define LPDDR4__DENALI_CTL_100__TCSCKEH_F0_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_100__TCSCKEH_F0_WIDTH                              5U
+#define LPDDR4__TCSCKEH_F0__REG DENALI_CTL_100
+#define LPDDR4__TCSCKEH_F0__FLD LPDDR4__DENALI_CTL_100__TCSCKEH_F0
+
+#define LPDDR4__DENALI_CTL_100__TCKELCMD_F0_MASK                     0x1F000000U
+#define LPDDR4__DENALI_CTL_100__TCKELCMD_F0_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_100__TCKELCMD_F0_WIDTH                             5U
+#define LPDDR4__TCKELCMD_F0__REG DENALI_CTL_100
+#define LPDDR4__TCKELCMD_F0__FLD LPDDR4__DENALI_CTL_100__TCKELCMD_F0
+
+#define LPDDR4__DENALI_CTL_101_READ_MASK                             0xFF1F1F1FU
+#define LPDDR4__DENALI_CTL_101_WRITE_MASK                            0xFF1F1F1FU
+#define LPDDR4__DENALI_CTL_101__TCKEHCMD_F0_MASK                     0x0000001FU
+#define LPDDR4__DENALI_CTL_101__TCKEHCMD_F0_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_101__TCKEHCMD_F0_WIDTH                             5U
+#define LPDDR4__TCKEHCMD_F0__REG DENALI_CTL_101
+#define LPDDR4__TCKEHCMD_F0__FLD LPDDR4__DENALI_CTL_101__TCKEHCMD_F0
+
+#define LPDDR4__DENALI_CTL_101__TCKCKEL_F0_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_101__TCKCKEL_F0_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_101__TCKCKEL_F0_WIDTH                              5U
+#define LPDDR4__TCKCKEL_F0__REG DENALI_CTL_101
+#define LPDDR4__TCKCKEL_F0__FLD LPDDR4__DENALI_CTL_101__TCKCKEL_F0
+
+#define LPDDR4__DENALI_CTL_101__TCKELPD_F0_MASK                      0x001F0000U
+#define LPDDR4__DENALI_CTL_101__TCKELPD_F0_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_101__TCKELPD_F0_WIDTH                              5U
+#define LPDDR4__TCKELPD_F0__REG DENALI_CTL_101
+#define LPDDR4__TCKELPD_F0__FLD LPDDR4__DENALI_CTL_101__TCKELPD_F0
+
+#define LPDDR4__DENALI_CTL_101__TSR_F1_MASK                          0xFF000000U
+#define LPDDR4__DENALI_CTL_101__TSR_F1_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_101__TSR_F1_WIDTH                                  8U
+#define LPDDR4__TSR_F1__REG DENALI_CTL_101
+#define LPDDR4__TSR_F1__FLD LPDDR4__DENALI_CTL_101__TSR_F1
+
+#define LPDDR4__DENALI_CTL_102_READ_MASK                             0x1F1F1F07U
+#define LPDDR4__DENALI_CTL_102_WRITE_MASK                            0x1F1F1F07U
+#define LPDDR4__DENALI_CTL_102__TESCKE_F1_MASK                       0x00000007U
+#define LPDDR4__DENALI_CTL_102__TESCKE_F1_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_102__TESCKE_F1_WIDTH                               3U
+#define LPDDR4__TESCKE_F1__REG DENALI_CTL_102
+#define LPDDR4__TESCKE_F1__FLD LPDDR4__DENALI_CTL_102__TESCKE_F1
+
+#define LPDDR4__DENALI_CTL_102__TCSCKEH_F1_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_102__TCSCKEH_F1_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_102__TCSCKEH_F1_WIDTH                              5U
+#define LPDDR4__TCSCKEH_F1__REG DENALI_CTL_102
+#define LPDDR4__TCSCKEH_F1__FLD LPDDR4__DENALI_CTL_102__TCSCKEH_F1
+
+#define LPDDR4__DENALI_CTL_102__TCKELCMD_F1_MASK                     0x001F0000U
+#define LPDDR4__DENALI_CTL_102__TCKELCMD_F1_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_102__TCKELCMD_F1_WIDTH                             5U
+#define LPDDR4__TCKELCMD_F1__REG DENALI_CTL_102
+#define LPDDR4__TCKELCMD_F1__FLD LPDDR4__DENALI_CTL_102__TCKELCMD_F1
+
+#define LPDDR4__DENALI_CTL_102__TCKEHCMD_F1_MASK                     0x1F000000U
+#define LPDDR4__DENALI_CTL_102__TCKEHCMD_F1_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_102__TCKEHCMD_F1_WIDTH                             5U
+#define LPDDR4__TCKEHCMD_F1__REG DENALI_CTL_102
+#define LPDDR4__TCKEHCMD_F1__FLD LPDDR4__DENALI_CTL_102__TCKEHCMD_F1
+
+#define LPDDR4__DENALI_CTL_103_READ_MASK                             0x07FF1F1FU
+#define LPDDR4__DENALI_CTL_103_WRITE_MASK                            0x07FF1F1FU
+#define LPDDR4__DENALI_CTL_103__TCKCKEL_F1_MASK                      0x0000001FU
+#define LPDDR4__DENALI_CTL_103__TCKCKEL_F1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_103__TCKCKEL_F1_WIDTH                              5U
+#define LPDDR4__TCKCKEL_F1__REG DENALI_CTL_103
+#define LPDDR4__TCKCKEL_F1__FLD LPDDR4__DENALI_CTL_103__TCKCKEL_F1
+
+#define LPDDR4__DENALI_CTL_103__TCKELPD_F1_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_103__TCKELPD_F1_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_103__TCKELPD_F1_WIDTH                              5U
+#define LPDDR4__TCKELPD_F1__REG DENALI_CTL_103
+#define LPDDR4__TCKELPD_F1__FLD LPDDR4__DENALI_CTL_103__TCKELPD_F1
+
+#define LPDDR4__DENALI_CTL_103__TSR_F2_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_103__TSR_F2_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_103__TSR_F2_WIDTH                                  8U
+#define LPDDR4__TSR_F2__REG DENALI_CTL_103
+#define LPDDR4__TSR_F2__FLD LPDDR4__DENALI_CTL_103__TSR_F2
+
+#define LPDDR4__DENALI_CTL_103__TESCKE_F2_MASK                       0x07000000U
+#define LPDDR4__DENALI_CTL_103__TESCKE_F2_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_103__TESCKE_F2_WIDTH                               3U
+#define LPDDR4__TESCKE_F2__REG DENALI_CTL_103
+#define LPDDR4__TESCKE_F2__FLD LPDDR4__DENALI_CTL_103__TESCKE_F2
+
+#define LPDDR4__DENALI_CTL_104_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_104_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_104__TCSCKEH_F2_MASK                      0x0000001FU
+#define LPDDR4__DENALI_CTL_104__TCSCKEH_F2_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_104__TCSCKEH_F2_WIDTH                              5U
+#define LPDDR4__TCSCKEH_F2__REG DENALI_CTL_104
+#define LPDDR4__TCSCKEH_F2__FLD LPDDR4__DENALI_CTL_104__TCSCKEH_F2
+
+#define LPDDR4__DENALI_CTL_104__TCKELCMD_F2_MASK                     0x00001F00U
+#define LPDDR4__DENALI_CTL_104__TCKELCMD_F2_SHIFT                             8U
+#define LPDDR4__DENALI_CTL_104__TCKELCMD_F2_WIDTH                             5U
+#define LPDDR4__TCKELCMD_F2__REG DENALI_CTL_104
+#define LPDDR4__TCKELCMD_F2__FLD LPDDR4__DENALI_CTL_104__TCKELCMD_F2
+
+#define LPDDR4__DENALI_CTL_104__TCKEHCMD_F2_MASK                     0x001F0000U
+#define LPDDR4__DENALI_CTL_104__TCKEHCMD_F2_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_104__TCKEHCMD_F2_WIDTH                             5U
+#define LPDDR4__TCKEHCMD_F2__REG DENALI_CTL_104
+#define LPDDR4__TCKEHCMD_F2__FLD LPDDR4__DENALI_CTL_104__TCKEHCMD_F2
+
+#define LPDDR4__DENALI_CTL_104__TCKCKEL_F2_MASK                      0x1F000000U
+#define LPDDR4__DENALI_CTL_104__TCKCKEL_F2_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_104__TCKCKEL_F2_WIDTH                              5U
+#define LPDDR4__TCKCKEL_F2__REG DENALI_CTL_104
+#define LPDDR4__TCKCKEL_F2__FLD LPDDR4__DENALI_CTL_104__TCKCKEL_F2
+
+#define LPDDR4__DENALI_CTL_105_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_105_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_105__TCKELPD_F2_MASK                      0x0000001FU
+#define LPDDR4__DENALI_CTL_105__TCKELPD_F2_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_105__TCKELPD_F2_WIDTH                              5U
+#define LPDDR4__TCKELPD_F2__REG DENALI_CTL_105
+#define LPDDR4__TCKELPD_F2__FLD LPDDR4__DENALI_CTL_105__TCKELPD_F2
+
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F0_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F0_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F0_WIDTH                              5U
+#define LPDDR4__TCMDCKE_F0__REG DENALI_CTL_105
+#define LPDDR4__TCMDCKE_F0__FLD LPDDR4__DENALI_CTL_105__TCMDCKE_F0
+
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F1_MASK                      0x001F0000U
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F1_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F1_WIDTH                              5U
+#define LPDDR4__TCMDCKE_F1__REG DENALI_CTL_105
+#define LPDDR4__TCMDCKE_F1__FLD LPDDR4__DENALI_CTL_105__TCMDCKE_F1
+
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F2_MASK                      0x1F000000U
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F2_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_105__TCMDCKE_F2_WIDTH                              5U
+#define LPDDR4__TCMDCKE_F2__REG DENALI_CTL_105
+#define LPDDR4__TCMDCKE_F2__FLD LPDDR4__DENALI_CTL_105__TCMDCKE_F2
+
+#define LPDDR4__DENALI_CTL_106_READ_MASK                             0x07010101U
+#define LPDDR4__DENALI_CTL_106_WRITE_MASK                            0x07010101U
+#define LPDDR4__DENALI_CTL_106__PWRUP_SREFRESH_EXIT_MASK             0x00000001U
+#define LPDDR4__DENALI_CTL_106__PWRUP_SREFRESH_EXIT_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_106__PWRUP_SREFRESH_EXIT_WIDTH                     1U
+#define LPDDR4__DENALI_CTL_106__PWRUP_SREFRESH_EXIT_WOCLR                     0U
+#define LPDDR4__DENALI_CTL_106__PWRUP_SREFRESH_EXIT_WOSET                     0U
+#define LPDDR4__PWRUP_SREFRESH_EXIT__REG DENALI_CTL_106
+#define LPDDR4__PWRUP_SREFRESH_EXIT__FLD LPDDR4__DENALI_CTL_106__PWRUP_SREFRESH_EXIT
+
+#define LPDDR4__DENALI_CTL_106__SREFRESH_EXIT_NO_REFRESH_MASK        0x00000100U
+#define LPDDR4__DENALI_CTL_106__SREFRESH_EXIT_NO_REFRESH_SHIFT                8U
+#define LPDDR4__DENALI_CTL_106__SREFRESH_EXIT_NO_REFRESH_WIDTH                1U
+#define LPDDR4__DENALI_CTL_106__SREFRESH_EXIT_NO_REFRESH_WOCLR                0U
+#define LPDDR4__DENALI_CTL_106__SREFRESH_EXIT_NO_REFRESH_WOSET                0U
+#define LPDDR4__SREFRESH_EXIT_NO_REFRESH__REG DENALI_CTL_106
+#define LPDDR4__SREFRESH_EXIT_NO_REFRESH__FLD LPDDR4__DENALI_CTL_106__SREFRESH_EXIT_NO_REFRESH
+
+#define LPDDR4__DENALI_CTL_106__ENABLE_QUICK_SREFRESH_MASK           0x00010000U
+#define LPDDR4__DENALI_CTL_106__ENABLE_QUICK_SREFRESH_SHIFT                  16U
+#define LPDDR4__DENALI_CTL_106__ENABLE_QUICK_SREFRESH_WIDTH                   1U
+#define LPDDR4__DENALI_CTL_106__ENABLE_QUICK_SREFRESH_WOCLR                   0U
+#define LPDDR4__DENALI_CTL_106__ENABLE_QUICK_SREFRESH_WOSET                   0U
+#define LPDDR4__ENABLE_QUICK_SREFRESH__REG DENALI_CTL_106
+#define LPDDR4__ENABLE_QUICK_SREFRESH__FLD LPDDR4__DENALI_CTL_106__ENABLE_QUICK_SREFRESH
+
+#define LPDDR4__DENALI_CTL_106__CKE_DELAY_MASK                       0x07000000U
+#define LPDDR4__DENALI_CTL_106__CKE_DELAY_SHIFT                              24U
+#define LPDDR4__DENALI_CTL_106__CKE_DELAY_WIDTH                               3U
+#define LPDDR4__CKE_DELAY__REG DENALI_CTL_106
+#define LPDDR4__CKE_DELAY__FLD LPDDR4__DENALI_CTL_106__CKE_DELAY
+
+#define LPDDR4__DENALI_CTL_107_READ_MASK                             0x00017F00U
+#define LPDDR4__DENALI_CTL_107_WRITE_MASK                            0x00017F00U
+#define LPDDR4__DENALI_CTL_107__DFS_CMD_MASK                         0x0000001FU
+#define LPDDR4__DENALI_CTL_107__DFS_CMD_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_107__DFS_CMD_WIDTH                                 5U
+#define LPDDR4__DFS_CMD__REG DENALI_CTL_107
+#define LPDDR4__DFS_CMD__FLD LPDDR4__DENALI_CTL_107__DFS_CMD
+
+#define LPDDR4__DENALI_CTL_107__DFS_STATUS_MASK                      0x00007F00U
+#define LPDDR4__DENALI_CTL_107__DFS_STATUS_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_107__DFS_STATUS_WIDTH                              7U
+#define LPDDR4__DFS_STATUS__REG DENALI_CTL_107
+#define LPDDR4__DFS_STATUS__FLD LPDDR4__DENALI_CTL_107__DFS_STATUS
+
+#define LPDDR4__DENALI_CTL_107__DFS_ZQ_EN_MASK                       0x00010000U
+#define LPDDR4__DENALI_CTL_107__DFS_ZQ_EN_SHIFT                              16U
+#define LPDDR4__DENALI_CTL_107__DFS_ZQ_EN_WIDTH                               1U
+#define LPDDR4__DENALI_CTL_107__DFS_ZQ_EN_WOCLR                               0U
+#define LPDDR4__DENALI_CTL_107__DFS_ZQ_EN_WOSET                               0U
+#define LPDDR4__DFS_ZQ_EN__REG DENALI_CTL_107
+#define LPDDR4__DFS_ZQ_EN__FLD LPDDR4__DENALI_CTL_107__DFS_ZQ_EN
+
+#define LPDDR4__DENALI_CTL_108_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_108_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F0_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F0_SHIFT                0U
+#define LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F0_WIDTH               16U
+#define LPDDR4__DFS_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_108
+#define LPDDR4__DFS_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F1_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F1_SHIFT               16U
+#define LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F1_WIDTH               16U
+#define LPDDR4__DFS_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_108
+#define LPDDR4__DFS_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_108__DFS_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_109_READ_MASK                             0x0707FFFFU
+#define LPDDR4__DENALI_CTL_109_WRITE_MASK                            0x0707FFFFU
+#define LPDDR4__DENALI_CTL_109__DFS_PROMOTE_THRESHOLD_F2_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_CTL_109__DFS_PROMOTE_THRESHOLD_F2_SHIFT                0U
+#define LPDDR4__DENALI_CTL_109__DFS_PROMOTE_THRESHOLD_F2_WIDTH               16U
+#define LPDDR4__DFS_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_109
+#define LPDDR4__DFS_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_109__DFS_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_109__ZQ_STATUS_LOG_MASK                   0x00070000U
+#define LPDDR4__DENALI_CTL_109__ZQ_STATUS_LOG_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_109__ZQ_STATUS_LOG_WIDTH                           3U
+#define LPDDR4__ZQ_STATUS_LOG__REG DENALI_CTL_109
+#define LPDDR4__ZQ_STATUS_LOG__FLD LPDDR4__DENALI_CTL_109__ZQ_STATUS_LOG
+
+#define LPDDR4__DENALI_CTL_109__MC_RESERVED3_MASK                    0x07000000U
+#define LPDDR4__DENALI_CTL_109__MC_RESERVED3_SHIFT                           24U
+#define LPDDR4__DENALI_CTL_109__MC_RESERVED3_WIDTH                            3U
+#define LPDDR4__MC_RESERVED3__REG DENALI_CTL_109
+#define LPDDR4__MC_RESERVED3__FLD LPDDR4__DENALI_CTL_109__MC_RESERVED3
+
+#define LPDDR4__DENALI_CTL_110_READ_MASK                             0xFFFFFF07U
+#define LPDDR4__DENALI_CTL_110_WRITE_MASK                            0xFFFFFF07U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED4_MASK                    0x00000007U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED4_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED4_WIDTH                            3U
+#define LPDDR4__MC_RESERVED4__REG DENALI_CTL_110
+#define LPDDR4__MC_RESERVED4__FLD LPDDR4__DENALI_CTL_110__MC_RESERVED4
+
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED5_MASK                    0x0000FF00U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED5_SHIFT                            8U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED5_WIDTH                            8U
+#define LPDDR4__MC_RESERVED5__REG DENALI_CTL_110
+#define LPDDR4__MC_RESERVED5__FLD LPDDR4__DENALI_CTL_110__MC_RESERVED5
+
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED6_MASK                    0x00FF0000U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED6_SHIFT                           16U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED6_WIDTH                            8U
+#define LPDDR4__MC_RESERVED6__REG DENALI_CTL_110
+#define LPDDR4__MC_RESERVED6__FLD LPDDR4__DENALI_CTL_110__MC_RESERVED6
+
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED7_MASK                    0xFF000000U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED7_SHIFT                           24U
+#define LPDDR4__DENALI_CTL_110__MC_RESERVED7_WIDTH                            8U
+#define LPDDR4__MC_RESERVED7__REG DENALI_CTL_110
+#define LPDDR4__MC_RESERVED7__FLD LPDDR4__DENALI_CTL_110__MC_RESERVED7
+
+#define LPDDR4__DENALI_CTL_111_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_111_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_NORM_THRESHOLD_F0_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_NORM_THRESHOLD_F0_SHIFT           0U
+#define LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_NORM_THRESHOLD_F0_WIDTH          16U
+#define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F0__REG DENALI_CTL_111
+#define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_NORM_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_HIGH_THRESHOLD_F0_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_HIGH_THRESHOLD_F0_SHIFT          16U
+#define LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_HIGH_THRESHOLD_F0_WIDTH          16U
+#define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F0__REG DENALI_CTL_111
+#define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_111__UPD_CTRLUPD_HIGH_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_112_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_112_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_TIMEOUT_F0_MASK          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_TIMEOUT_F0_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_TIMEOUT_F0_WIDTH                 16U
+#define LPDDR4__UPD_CTRLUPD_TIMEOUT_F0__REG DENALI_CTL_112
+#define LPDDR4__UPD_CTRLUPD_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_TIMEOUT_F0
+
+#define LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_MASK 0xFFFF0000U
+#define LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_SHIFT    16U
+#define LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0_WIDTH    16U
+#define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_112
+#define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_112__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_113_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_113_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_113__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_113__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_SHIFT     0U
+#define LPDDR4__DENALI_CTL_113__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0_WIDTH    16U
+#define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_113
+#define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_113__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_113__UPD_CTRLUPD_NORM_THRESHOLD_F1_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_113__UPD_CTRLUPD_NORM_THRESHOLD_F1_SHIFT          16U
+#define LPDDR4__DENALI_CTL_113__UPD_CTRLUPD_NORM_THRESHOLD_F1_WIDTH          16U
+#define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F1__REG DENALI_CTL_113
+#define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_113__UPD_CTRLUPD_NORM_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_114_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_114_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_HIGH_THRESHOLD_F1_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_HIGH_THRESHOLD_F1_SHIFT           0U
+#define LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_HIGH_THRESHOLD_F1_WIDTH          16U
+#define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F1__REG DENALI_CTL_114
+#define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_HIGH_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_TIMEOUT_F1_MASK          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_TIMEOUT_F1_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_TIMEOUT_F1_WIDTH                 16U
+#define LPDDR4__UPD_CTRLUPD_TIMEOUT_F1__REG DENALI_CTL_114
+#define LPDDR4__UPD_CTRLUPD_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_114__UPD_CTRLUPD_TIMEOUT_F1
+
+#define LPDDR4__DENALI_CTL_115_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_115_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_115__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_115__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_SHIFT     0U
+#define LPDDR4__DENALI_CTL_115__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1_WIDTH    16U
+#define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_115
+#define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_115__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_115__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_MASK 0xFFFF0000U
+#define LPDDR4__DENALI_CTL_115__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_SHIFT    16U
+#define LPDDR4__DENALI_CTL_115__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1_WIDTH    16U
+#define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_115
+#define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_115__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_116_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_116_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_NORM_THRESHOLD_F2_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_NORM_THRESHOLD_F2_SHIFT           0U
+#define LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_NORM_THRESHOLD_F2_WIDTH          16U
+#define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F2__REG DENALI_CTL_116
+#define LPDDR4__UPD_CTRLUPD_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_NORM_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_HIGH_THRESHOLD_F2_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_HIGH_THRESHOLD_F2_SHIFT          16U
+#define LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_HIGH_THRESHOLD_F2_WIDTH          16U
+#define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F2__REG DENALI_CTL_116
+#define LPDDR4__UPD_CTRLUPD_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_116__UPD_CTRLUPD_HIGH_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_117_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_117_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_TIMEOUT_F2_MASK          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_TIMEOUT_F2_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_TIMEOUT_F2_WIDTH                 16U
+#define LPDDR4__UPD_CTRLUPD_TIMEOUT_F2__REG DENALI_CTL_117
+#define LPDDR4__UPD_CTRLUPD_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_TIMEOUT_F2
+
+#define LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_MASK 0xFFFF0000U
+#define LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_SHIFT    16U
+#define LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2_WIDTH    16U
+#define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_117
+#define LPDDR4__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_117__UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_118_READ_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_118_WRITE_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_118__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_118__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_SHIFT     0U
+#define LPDDR4__DENALI_CTL_118__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2_WIDTH    16U
+#define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_118
+#define LPDDR4__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_118__UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_119_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_119_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_F0_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_F0_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_F0_WIDTH                    32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_F0__REG DENALI_CTL_119
+#define LPDDR4__TDFI_PHYMSTR_MAX_F0__FLD LPDDR4__DENALI_CTL_119__TDFI_PHYMSTR_MAX_F0
+
+#define LPDDR4__DENALI_CTL_120_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_120_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE0_F0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE0_F0_SHIFT               0U
+#define LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE0_F0_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F0__REG DENALI_CTL_120
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F0__FLD LPDDR4__DENALI_CTL_120__TDFI_PHYMSTR_MAX_TYPE0_F0
+
+#define LPDDR4__DENALI_CTL_121_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_121_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_121__TDFI_PHYMSTR_MAX_TYPE1_F0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_121__TDFI_PHYMSTR_MAX_TYPE1_F0_SHIFT               0U
+#define LPDDR4__DENALI_CTL_121__TDFI_PHYMSTR_MAX_TYPE1_F0_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F0__REG DENALI_CTL_121
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F0__FLD LPDDR4__DENALI_CTL_121__TDFI_PHYMSTR_MAX_TYPE1_F0
+
+#define LPDDR4__DENALI_CTL_122_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_122_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_MAX_TYPE2_F0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_MAX_TYPE2_F0_SHIFT               0U
+#define LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_MAX_TYPE2_F0_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F0__REG DENALI_CTL_122
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F0__FLD LPDDR4__DENALI_CTL_122__TDFI_PHYMSTR_MAX_TYPE2_F0
+
+#define LPDDR4__DENALI_CTL_123_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_123_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_123__TDFI_PHYMSTR_MAX_TYPE3_F0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_123__TDFI_PHYMSTR_MAX_TYPE3_F0_SHIFT               0U
+#define LPDDR4__DENALI_CTL_123__TDFI_PHYMSTR_MAX_TYPE3_F0_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F0__REG DENALI_CTL_123
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F0__FLD LPDDR4__DENALI_CTL_123__TDFI_PHYMSTR_MAX_TYPE3_F0
+
+#define LPDDR4__DENALI_CTL_124_READ_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_124_WRITE_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_124__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_124__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_SHIFT       0U
+#define LPDDR4__DENALI_CTL_124__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0_WIDTH      16U
+#define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_124
+#define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_124__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_125_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_125_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_125__TDFI_PHYMSTR_RESP_F0_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_125__TDFI_PHYMSTR_RESP_F0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_125__TDFI_PHYMSTR_RESP_F0_WIDTH                   20U
+#define LPDDR4__TDFI_PHYMSTR_RESP_F0__REG DENALI_CTL_125
+#define LPDDR4__TDFI_PHYMSTR_RESP_F0__FLD LPDDR4__DENALI_CTL_125__TDFI_PHYMSTR_RESP_F0
+
+#define LPDDR4__DENALI_CTL_126_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_126_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_126__TDFI_PHYMSTR_MAX_F1_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_126__TDFI_PHYMSTR_MAX_F1_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_126__TDFI_PHYMSTR_MAX_F1_WIDTH                    32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_F1__REG DENALI_CTL_126
+#define LPDDR4__TDFI_PHYMSTR_MAX_F1__FLD LPDDR4__DENALI_CTL_126__TDFI_PHYMSTR_MAX_F1
+
+#define LPDDR4__DENALI_CTL_127_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_127_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_127__TDFI_PHYMSTR_MAX_TYPE0_F1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_127__TDFI_PHYMSTR_MAX_TYPE0_F1_SHIFT               0U
+#define LPDDR4__DENALI_CTL_127__TDFI_PHYMSTR_MAX_TYPE0_F1_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F1__REG DENALI_CTL_127
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F1__FLD LPDDR4__DENALI_CTL_127__TDFI_PHYMSTR_MAX_TYPE0_F1
+
+#define LPDDR4__DENALI_CTL_128_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_128_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_128__TDFI_PHYMSTR_MAX_TYPE1_F1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_128__TDFI_PHYMSTR_MAX_TYPE1_F1_SHIFT               0U
+#define LPDDR4__DENALI_CTL_128__TDFI_PHYMSTR_MAX_TYPE1_F1_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F1__REG DENALI_CTL_128
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F1__FLD LPDDR4__DENALI_CTL_128__TDFI_PHYMSTR_MAX_TYPE1_F1
+
+#define LPDDR4__DENALI_CTL_129_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_129_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_129__TDFI_PHYMSTR_MAX_TYPE2_F1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_129__TDFI_PHYMSTR_MAX_TYPE2_F1_SHIFT               0U
+#define LPDDR4__DENALI_CTL_129__TDFI_PHYMSTR_MAX_TYPE2_F1_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F1__REG DENALI_CTL_129
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F1__FLD LPDDR4__DENALI_CTL_129__TDFI_PHYMSTR_MAX_TYPE2_F1
+
+#define LPDDR4__DENALI_CTL_130_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_130_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_130__TDFI_PHYMSTR_MAX_TYPE3_F1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_130__TDFI_PHYMSTR_MAX_TYPE3_F1_SHIFT               0U
+#define LPDDR4__DENALI_CTL_130__TDFI_PHYMSTR_MAX_TYPE3_F1_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F1__REG DENALI_CTL_130
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F1__FLD LPDDR4__DENALI_CTL_130__TDFI_PHYMSTR_MAX_TYPE3_F1
+
+#define LPDDR4__DENALI_CTL_131_READ_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_131_WRITE_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_131__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_131__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_SHIFT       0U
+#define LPDDR4__DENALI_CTL_131__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1_WIDTH      16U
+#define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_131
+#define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_131__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_132_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_132_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_132__TDFI_PHYMSTR_RESP_F1_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_132__TDFI_PHYMSTR_RESP_F1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_132__TDFI_PHYMSTR_RESP_F1_WIDTH                   20U
+#define LPDDR4__TDFI_PHYMSTR_RESP_F1__REG DENALI_CTL_132
+#define LPDDR4__TDFI_PHYMSTR_RESP_F1__FLD LPDDR4__DENALI_CTL_132__TDFI_PHYMSTR_RESP_F1
+
+#define LPDDR4__DENALI_CTL_133_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_133_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_133__TDFI_PHYMSTR_MAX_F2_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_133__TDFI_PHYMSTR_MAX_F2_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_133__TDFI_PHYMSTR_MAX_F2_WIDTH                    32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_F2__REG DENALI_CTL_133
+#define LPDDR4__TDFI_PHYMSTR_MAX_F2__FLD LPDDR4__DENALI_CTL_133__TDFI_PHYMSTR_MAX_F2
+
+#define LPDDR4__DENALI_CTL_134_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_134_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_134__TDFI_PHYMSTR_MAX_TYPE0_F2_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_134__TDFI_PHYMSTR_MAX_TYPE0_F2_SHIFT               0U
+#define LPDDR4__DENALI_CTL_134__TDFI_PHYMSTR_MAX_TYPE0_F2_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F2__REG DENALI_CTL_134
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE0_F2__FLD LPDDR4__DENALI_CTL_134__TDFI_PHYMSTR_MAX_TYPE0_F2
+
+#define LPDDR4__DENALI_CTL_135_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_135_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_135__TDFI_PHYMSTR_MAX_TYPE1_F2_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_135__TDFI_PHYMSTR_MAX_TYPE1_F2_SHIFT               0U
+#define LPDDR4__DENALI_CTL_135__TDFI_PHYMSTR_MAX_TYPE1_F2_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F2__REG DENALI_CTL_135
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE1_F2__FLD LPDDR4__DENALI_CTL_135__TDFI_PHYMSTR_MAX_TYPE1_F2
+
+#define LPDDR4__DENALI_CTL_136_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_136_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_136__TDFI_PHYMSTR_MAX_TYPE2_F2_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_136__TDFI_PHYMSTR_MAX_TYPE2_F2_SHIFT               0U
+#define LPDDR4__DENALI_CTL_136__TDFI_PHYMSTR_MAX_TYPE2_F2_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F2__REG DENALI_CTL_136
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE2_F2__FLD LPDDR4__DENALI_CTL_136__TDFI_PHYMSTR_MAX_TYPE2_F2
+
+#define LPDDR4__DENALI_CTL_137_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_137_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_137__TDFI_PHYMSTR_MAX_TYPE3_F2_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_137__TDFI_PHYMSTR_MAX_TYPE3_F2_SHIFT               0U
+#define LPDDR4__DENALI_CTL_137__TDFI_PHYMSTR_MAX_TYPE3_F2_WIDTH              32U
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F2__REG DENALI_CTL_137
+#define LPDDR4__TDFI_PHYMSTR_MAX_TYPE3_F2__FLD LPDDR4__DENALI_CTL_137__TDFI_PHYMSTR_MAX_TYPE3_F2
+
+#define LPDDR4__DENALI_CTL_138_READ_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_138_WRITE_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_138__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_MASK 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_138__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_SHIFT       0U
+#define LPDDR4__DENALI_CTL_138__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2_WIDTH      16U
+#define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_138
+#define LPDDR4__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_138__PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_139_READ_MASK                             0x010FFFFFU
+#define LPDDR4__DENALI_CTL_139_WRITE_MASK                            0x010FFFFFU
+#define LPDDR4__DENALI_CTL_139__TDFI_PHYMSTR_RESP_F2_MASK            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_139__TDFI_PHYMSTR_RESP_F2_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_139__TDFI_PHYMSTR_RESP_F2_WIDTH                   20U
+#define LPDDR4__TDFI_PHYMSTR_RESP_F2__REG DENALI_CTL_139
+#define LPDDR4__TDFI_PHYMSTR_RESP_F2__FLD LPDDR4__DENALI_CTL_139__TDFI_PHYMSTR_RESP_F2
+
+#define LPDDR4__DENALI_CTL_139__PHYMSTR_NO_AREF_MASK                 0x01000000U
+#define LPDDR4__DENALI_CTL_139__PHYMSTR_NO_AREF_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_139__PHYMSTR_NO_AREF_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_139__PHYMSTR_NO_AREF_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_139__PHYMSTR_NO_AREF_WOSET                         0U
+#define LPDDR4__PHYMSTR_NO_AREF__REG DENALI_CTL_139
+#define LPDDR4__PHYMSTR_NO_AREF__FLD LPDDR4__DENALI_CTL_139__PHYMSTR_NO_AREF
+
+#define LPDDR4__DENALI_CTL_140_READ_MASK                             0x00010103U
+#define LPDDR4__DENALI_CTL_140_WRITE_MASK                            0x00010103U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_ERROR_STATUS_MASK            0x00000003U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_ERROR_STATUS_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_ERROR_STATUS_WIDTH                    2U
+#define LPDDR4__PHYMSTR_ERROR_STATUS__REG DENALI_CTL_140
+#define LPDDR4__PHYMSTR_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_140__PHYMSTR_ERROR_STATUS
+
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_DFI_VERSION_4P0V1_MASK       0x00000100U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_DFI_VERSION_4P0V1_SHIFT               8U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_DFI_VERSION_4P0V1_WIDTH               1U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_DFI_VERSION_4P0V1_WOCLR               0U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_DFI_VERSION_4P0V1_WOSET               0U
+#define LPDDR4__PHYMSTR_DFI_VERSION_4P0V1__REG DENALI_CTL_140
+#define LPDDR4__PHYMSTR_DFI_VERSION_4P0V1__FLD LPDDR4__DENALI_CTL_140__PHYMSTR_DFI_VERSION_4P0V1
+
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_MASK 0x00010000U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_SHIFT      16U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_WIDTH       1U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_WOCLR       0U
+#define LPDDR4__DENALI_CTL_140__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE_WOSET       0U
+#define LPDDR4__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE__REG DENALI_CTL_140
+#define LPDDR4__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE__FLD LPDDR4__DENALI_CTL_140__PHYMSTR_TRAIN_AFTER_INIT_COMPLETE
+
+#define LPDDR4__DENALI_CTL_141_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_141_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_141__MRR_TEMPCHK_NORM_THRESHOLD_F0_MASK   0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_141__MRR_TEMPCHK_NORM_THRESHOLD_F0_SHIFT           0U
+#define LPDDR4__DENALI_CTL_141__MRR_TEMPCHK_NORM_THRESHOLD_F0_WIDTH          24U
+#define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F0__REG DENALI_CTL_141
+#define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_141__MRR_TEMPCHK_NORM_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_142_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_142_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_142__MRR_TEMPCHK_HIGH_THRESHOLD_F0_MASK   0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_142__MRR_TEMPCHK_HIGH_THRESHOLD_F0_SHIFT           0U
+#define LPDDR4__DENALI_CTL_142__MRR_TEMPCHK_HIGH_THRESHOLD_F0_WIDTH          24U
+#define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F0__REG DENALI_CTL_142
+#define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_142__MRR_TEMPCHK_HIGH_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_143_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_143_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_143__MRR_TEMPCHK_TIMEOUT_F0_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_143__MRR_TEMPCHK_TIMEOUT_F0_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_143__MRR_TEMPCHK_TIMEOUT_F0_WIDTH                 24U
+#define LPDDR4__MRR_TEMPCHK_TIMEOUT_F0__REG DENALI_CTL_143
+#define LPDDR4__MRR_TEMPCHK_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_143__MRR_TEMPCHK_TIMEOUT_F0
+
+#define LPDDR4__DENALI_CTL_144_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_144_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_144__MRR_TEMPCHK_NORM_THRESHOLD_F1_MASK   0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_144__MRR_TEMPCHK_NORM_THRESHOLD_F1_SHIFT           0U
+#define LPDDR4__DENALI_CTL_144__MRR_TEMPCHK_NORM_THRESHOLD_F1_WIDTH          24U
+#define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F1__REG DENALI_CTL_144
+#define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_144__MRR_TEMPCHK_NORM_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_145_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_145_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_145__MRR_TEMPCHK_HIGH_THRESHOLD_F1_MASK   0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_145__MRR_TEMPCHK_HIGH_THRESHOLD_F1_SHIFT           0U
+#define LPDDR4__DENALI_CTL_145__MRR_TEMPCHK_HIGH_THRESHOLD_F1_WIDTH          24U
+#define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F1__REG DENALI_CTL_145
+#define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_145__MRR_TEMPCHK_HIGH_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_146_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_146_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_146__MRR_TEMPCHK_TIMEOUT_F1_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_146__MRR_TEMPCHK_TIMEOUT_F1_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_146__MRR_TEMPCHK_TIMEOUT_F1_WIDTH                 24U
+#define LPDDR4__MRR_TEMPCHK_TIMEOUT_F1__REG DENALI_CTL_146
+#define LPDDR4__MRR_TEMPCHK_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_146__MRR_TEMPCHK_TIMEOUT_F1
+
+#define LPDDR4__DENALI_CTL_147_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_147_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_147__MRR_TEMPCHK_NORM_THRESHOLD_F2_MASK   0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_147__MRR_TEMPCHK_NORM_THRESHOLD_F2_SHIFT           0U
+#define LPDDR4__DENALI_CTL_147__MRR_TEMPCHK_NORM_THRESHOLD_F2_WIDTH          24U
+#define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F2__REG DENALI_CTL_147
+#define LPDDR4__MRR_TEMPCHK_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_147__MRR_TEMPCHK_NORM_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_148_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_148_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_148__MRR_TEMPCHK_HIGH_THRESHOLD_F2_MASK   0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_148__MRR_TEMPCHK_HIGH_THRESHOLD_F2_SHIFT           0U
+#define LPDDR4__DENALI_CTL_148__MRR_TEMPCHK_HIGH_THRESHOLD_F2_WIDTH          24U
+#define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F2__REG DENALI_CTL_148
+#define LPDDR4__MRR_TEMPCHK_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_148__MRR_TEMPCHK_HIGH_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_149_READ_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_149_WRITE_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_149__MRR_TEMPCHK_TIMEOUT_F2_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_149__MRR_TEMPCHK_TIMEOUT_F2_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_149__MRR_TEMPCHK_TIMEOUT_F2_WIDTH                 24U
+#define LPDDR4__MRR_TEMPCHK_TIMEOUT_F2__REG DENALI_CTL_149
+#define LPDDR4__MRR_TEMPCHK_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_149__MRR_TEMPCHK_TIMEOUT_F2
+
+#define LPDDR4__DENALI_CTL_149__PPR_CONTROL_MASK                     0x01000000U
+#define LPDDR4__DENALI_CTL_149__PPR_CONTROL_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_149__PPR_CONTROL_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_149__PPR_CONTROL_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_149__PPR_CONTROL_WOSET                             0U
+#define LPDDR4__PPR_CONTROL__REG DENALI_CTL_149
+#define LPDDR4__PPR_CONTROL__FLD LPDDR4__DENALI_CTL_149__PPR_CONTROL
+
+#define LPDDR4__DENALI_CTL_150_READ_MASK                             0x0000FF00U
+#define LPDDR4__DENALI_CTL_150_WRITE_MASK                            0x0000FF00U
+#define LPDDR4__DENALI_CTL_150__PPR_COMMAND_MASK                     0x00000007U
+#define LPDDR4__DENALI_CTL_150__PPR_COMMAND_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_150__PPR_COMMAND_WIDTH                             3U
+#define LPDDR4__PPR_COMMAND__REG DENALI_CTL_150
+#define LPDDR4__PPR_COMMAND__FLD LPDDR4__DENALI_CTL_150__PPR_COMMAND
+
+#define LPDDR4__DENALI_CTL_150__PPR_COMMAND_MRW_REGNUM_MASK          0x0000FF00U
+#define LPDDR4__DENALI_CTL_150__PPR_COMMAND_MRW_REGNUM_SHIFT                  8U
+#define LPDDR4__DENALI_CTL_150__PPR_COMMAND_MRW_REGNUM_WIDTH                  8U
+#define LPDDR4__PPR_COMMAND_MRW_REGNUM__REG DENALI_CTL_150
+#define LPDDR4__PPR_COMMAND_MRW_REGNUM__FLD LPDDR4__DENALI_CTL_150__PPR_COMMAND_MRW_REGNUM
+
+#define LPDDR4__DENALI_CTL_151_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_151_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_151__PPR_COMMAND_MRW_DATA_MASK            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_151__PPR_COMMAND_MRW_DATA_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_151__PPR_COMMAND_MRW_DATA_WIDTH                   17U
+#define LPDDR4__PPR_COMMAND_MRW_DATA__REG DENALI_CTL_151
+#define LPDDR4__PPR_COMMAND_MRW_DATA__FLD LPDDR4__DENALI_CTL_151__PPR_COMMAND_MRW_DATA
+
+#define LPDDR4__DENALI_CTL_152_READ_MASK                             0x0F01FFFFU
+#define LPDDR4__DENALI_CTL_152_WRITE_MASK                            0x0F01FFFFU
+#define LPDDR4__DENALI_CTL_152__PPR_ROW_ADDRESS_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_CTL_152__PPR_ROW_ADDRESS_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_152__PPR_ROW_ADDRESS_WIDTH                        17U
+#define LPDDR4__PPR_ROW_ADDRESS__REG DENALI_CTL_152
+#define LPDDR4__PPR_ROW_ADDRESS__FLD LPDDR4__DENALI_CTL_152__PPR_ROW_ADDRESS
+
+#define LPDDR4__DENALI_CTL_152__PPR_BANK_ADDRESS_MASK                0x0F000000U
+#define LPDDR4__DENALI_CTL_152__PPR_BANK_ADDRESS_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_152__PPR_BANK_ADDRESS_WIDTH                        4U
+#define LPDDR4__PPR_BANK_ADDRESS__REG DENALI_CTL_152
+#define LPDDR4__PPR_BANK_ADDRESS__FLD LPDDR4__DENALI_CTL_152__PPR_BANK_ADDRESS
+
+#define LPDDR4__DENALI_CTL_153_READ_MASK                             0x00000001U
+#define LPDDR4__DENALI_CTL_153_WRITE_MASK                            0x00000001U
+#define LPDDR4__DENALI_CTL_153__PPR_CS_ADDRESS_MASK                  0x00000001U
+#define LPDDR4__DENALI_CTL_153__PPR_CS_ADDRESS_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_153__PPR_CS_ADDRESS_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_153__PPR_CS_ADDRESS_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_153__PPR_CS_ADDRESS_WOSET                          0U
+#define LPDDR4__PPR_CS_ADDRESS__REG DENALI_CTL_153
+#define LPDDR4__PPR_CS_ADDRESS__FLD LPDDR4__DENALI_CTL_153__PPR_CS_ADDRESS
+
+#define LPDDR4__DENALI_CTL_154_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_154_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_154__PPR_DATA_0_MASK                      0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_154__PPR_DATA_0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_154__PPR_DATA_0_WIDTH                             32U
+#define LPDDR4__PPR_DATA_0__REG DENALI_CTL_154
+#define LPDDR4__PPR_DATA_0__FLD LPDDR4__DENALI_CTL_154__PPR_DATA_0
+
+#define LPDDR4__DENALI_CTL_155_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_155_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_155__PPR_DATA_1_MASK                      0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_155__PPR_DATA_1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_155__PPR_DATA_1_WIDTH                             32U
+#define LPDDR4__PPR_DATA_1__REG DENALI_CTL_155
+#define LPDDR4__PPR_DATA_1__FLD LPDDR4__DENALI_CTL_155__PPR_DATA_1
+
+#define LPDDR4__DENALI_CTL_156_READ_MASK                             0xFFFF0103U
+#define LPDDR4__DENALI_CTL_156_WRITE_MASK                            0xFFFF0103U
+#define LPDDR4__DENALI_CTL_156__PPR_STATUS_MASK                      0x00000003U
+#define LPDDR4__DENALI_CTL_156__PPR_STATUS_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_156__PPR_STATUS_WIDTH                              2U
+#define LPDDR4__PPR_STATUS__REG DENALI_CTL_156
+#define LPDDR4__PPR_STATUS__FLD LPDDR4__DENALI_CTL_156__PPR_STATUS
+
+#define LPDDR4__DENALI_CTL_156__FM_OVRIDE_CONTROL_MASK               0x00000100U
+#define LPDDR4__DENALI_CTL_156__FM_OVRIDE_CONTROL_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_156__FM_OVRIDE_CONTROL_WIDTH                       1U
+#define LPDDR4__DENALI_CTL_156__FM_OVRIDE_CONTROL_WOCLR                       0U
+#define LPDDR4__DENALI_CTL_156__FM_OVRIDE_CONTROL_WOSET                       0U
+#define LPDDR4__FM_OVRIDE_CONTROL__REG DENALI_CTL_156
+#define LPDDR4__FM_OVRIDE_CONTROL__FLD LPDDR4__DENALI_CTL_156__FM_OVRIDE_CONTROL
+
+#define LPDDR4__DENALI_CTL_156__CKSRE_F0_MASK                        0x00FF0000U
+#define LPDDR4__DENALI_CTL_156__CKSRE_F0_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_156__CKSRE_F0_WIDTH                                8U
+#define LPDDR4__CKSRE_F0__REG DENALI_CTL_156
+#define LPDDR4__CKSRE_F0__FLD LPDDR4__DENALI_CTL_156__CKSRE_F0
+
+#define LPDDR4__DENALI_CTL_156__CKSRX_F0_MASK                        0xFF000000U
+#define LPDDR4__DENALI_CTL_156__CKSRX_F0_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_156__CKSRX_F0_WIDTH                                8U
+#define LPDDR4__CKSRX_F0__REG DENALI_CTL_156
+#define LPDDR4__CKSRX_F0__FLD LPDDR4__DENALI_CTL_156__CKSRX_F0
+
+#define LPDDR4__DENALI_CTL_157_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_157_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_157__CKSRE_F1_MASK                        0x000000FFU
+#define LPDDR4__DENALI_CTL_157__CKSRE_F1_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_157__CKSRE_F1_WIDTH                                8U
+#define LPDDR4__CKSRE_F1__REG DENALI_CTL_157
+#define LPDDR4__CKSRE_F1__FLD LPDDR4__DENALI_CTL_157__CKSRE_F1
+
+#define LPDDR4__DENALI_CTL_157__CKSRX_F1_MASK                        0x0000FF00U
+#define LPDDR4__DENALI_CTL_157__CKSRX_F1_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_157__CKSRX_F1_WIDTH                                8U
+#define LPDDR4__CKSRX_F1__REG DENALI_CTL_157
+#define LPDDR4__CKSRX_F1__FLD LPDDR4__DENALI_CTL_157__CKSRX_F1
+
+#define LPDDR4__DENALI_CTL_157__CKSRE_F2_MASK                        0x00FF0000U
+#define LPDDR4__DENALI_CTL_157__CKSRE_F2_SHIFT                               16U
+#define LPDDR4__DENALI_CTL_157__CKSRE_F2_WIDTH                                8U
+#define LPDDR4__CKSRE_F2__REG DENALI_CTL_157
+#define LPDDR4__CKSRE_F2__FLD LPDDR4__DENALI_CTL_157__CKSRE_F2
+
+#define LPDDR4__DENALI_CTL_157__CKSRX_F2_MASK                        0xFF000000U
+#define LPDDR4__DENALI_CTL_157__CKSRX_F2_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_157__CKSRX_F2_WIDTH                                8U
+#define LPDDR4__CKSRX_F2__REG DENALI_CTL_157
+#define LPDDR4__CKSRX_F2__FLD LPDDR4__DENALI_CTL_157__CKSRX_F2
+
+#define LPDDR4__DENALI_CTL_158_READ_MASK                             0x0F0F0003U
+#define LPDDR4__DENALI_CTL_158_WRITE_MASK                            0x0F0F0003U
+#define LPDDR4__DENALI_CTL_158__LOWPOWER_REFRESH_ENABLE_MASK         0x00000003U
+#define LPDDR4__DENALI_CTL_158__LOWPOWER_REFRESH_ENABLE_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_158__LOWPOWER_REFRESH_ENABLE_WIDTH                 2U
+#define LPDDR4__LOWPOWER_REFRESH_ENABLE__REG DENALI_CTL_158
+#define LPDDR4__LOWPOWER_REFRESH_ENABLE__FLD LPDDR4__DENALI_CTL_158__LOWPOWER_REFRESH_ENABLE
+
+#define LPDDR4__DENALI_CTL_158__LP_CMD_MASK                          0x00007F00U
+#define LPDDR4__DENALI_CTL_158__LP_CMD_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_158__LP_CMD_WIDTH                                  7U
+#define LPDDR4__LP_CMD__REG DENALI_CTL_158
+#define LPDDR4__LP_CMD__FLD LPDDR4__DENALI_CTL_158__LP_CMD
+
+#define LPDDR4__DENALI_CTL_158__LPI_IDLE_WAKEUP_F0_MASK              0x000F0000U
+#define LPDDR4__DENALI_CTL_158__LPI_IDLE_WAKEUP_F0_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_158__LPI_IDLE_WAKEUP_F0_WIDTH                      4U
+#define LPDDR4__LPI_IDLE_WAKEUP_F0__REG DENALI_CTL_158
+#define LPDDR4__LPI_IDLE_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_158__LPI_IDLE_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_158__LPI_SR_SHORT_WAKEUP_F0_MASK          0x0F000000U
+#define LPDDR4__DENALI_CTL_158__LPI_SR_SHORT_WAKEUP_F0_SHIFT                 24U
+#define LPDDR4__DENALI_CTL_158__LPI_SR_SHORT_WAKEUP_F0_WIDTH                  4U
+#define LPDDR4__LPI_SR_SHORT_WAKEUP_F0__REG DENALI_CTL_158
+#define LPDDR4__LPI_SR_SHORT_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_158__LPI_SR_SHORT_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_159_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_159_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_159__LPI_SR_LONG_WAKEUP_F0_MASK           0x0000000FU
+#define LPDDR4__DENALI_CTL_159__LPI_SR_LONG_WAKEUP_F0_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_159__LPI_SR_LONG_WAKEUP_F0_WIDTH                   4U
+#define LPDDR4__LPI_SR_LONG_WAKEUP_F0__REG DENALI_CTL_159
+#define LPDDR4__LPI_SR_LONG_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_159__LPI_SR_LONG_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_159__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_MASK 0x00000F00U
+#define LPDDR4__DENALI_CTL_159__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_SHIFT        8U
+#define LPDDR4__DENALI_CTL_159__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0_WIDTH        4U
+#define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__REG DENALI_CTL_159
+#define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_159__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_159__LPI_PD_WAKEUP_F0_MASK                0x000F0000U
+#define LPDDR4__DENALI_CTL_159__LPI_PD_WAKEUP_F0_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_159__LPI_PD_WAKEUP_F0_WIDTH                        4U
+#define LPDDR4__LPI_PD_WAKEUP_F0__REG DENALI_CTL_159
+#define LPDDR4__LPI_PD_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_159__LPI_PD_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_159__LPI_SRPD_SHORT_WAKEUP_F0_MASK        0x0F000000U
+#define LPDDR4__DENALI_CTL_159__LPI_SRPD_SHORT_WAKEUP_F0_SHIFT               24U
+#define LPDDR4__DENALI_CTL_159__LPI_SRPD_SHORT_WAKEUP_F0_WIDTH                4U
+#define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__REG DENALI_CTL_159
+#define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_159__LPI_SRPD_SHORT_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_160_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_160_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_WAKEUP_F0_MASK         0x0000000FU
+#define LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_WAKEUP_F0_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_WAKEUP_F0_WIDTH                 4U
+#define LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__REG DENALI_CTL_160
+#define LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_MASK 0x00000F00U
+#define LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_SHIFT      8U
+#define LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0_WIDTH      4U
+#define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__REG DENALI_CTL_160
+#define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_160__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_160__LPI_TIMER_WAKEUP_F0_MASK             0x000F0000U
+#define LPDDR4__DENALI_CTL_160__LPI_TIMER_WAKEUP_F0_SHIFT                    16U
+#define LPDDR4__DENALI_CTL_160__LPI_TIMER_WAKEUP_F0_WIDTH                     4U
+#define LPDDR4__LPI_TIMER_WAKEUP_F0__REG DENALI_CTL_160
+#define LPDDR4__LPI_TIMER_WAKEUP_F0__FLD LPDDR4__DENALI_CTL_160__LPI_TIMER_WAKEUP_F0
+
+#define LPDDR4__DENALI_CTL_160__LPI_IDLE_WAKEUP_F1_MASK              0x0F000000U
+#define LPDDR4__DENALI_CTL_160__LPI_IDLE_WAKEUP_F1_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_160__LPI_IDLE_WAKEUP_F1_WIDTH                      4U
+#define LPDDR4__LPI_IDLE_WAKEUP_F1__REG DENALI_CTL_160
+#define LPDDR4__LPI_IDLE_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_160__LPI_IDLE_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_161_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_161_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_161__LPI_SR_SHORT_WAKEUP_F1_MASK          0x0000000FU
+#define LPDDR4__DENALI_CTL_161__LPI_SR_SHORT_WAKEUP_F1_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_161__LPI_SR_SHORT_WAKEUP_F1_WIDTH                  4U
+#define LPDDR4__LPI_SR_SHORT_WAKEUP_F1__REG DENALI_CTL_161
+#define LPDDR4__LPI_SR_SHORT_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_161__LPI_SR_SHORT_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_161__LPI_SR_LONG_WAKEUP_F1_MASK           0x00000F00U
+#define LPDDR4__DENALI_CTL_161__LPI_SR_LONG_WAKEUP_F1_SHIFT                   8U
+#define LPDDR4__DENALI_CTL_161__LPI_SR_LONG_WAKEUP_F1_WIDTH                   4U
+#define LPDDR4__LPI_SR_LONG_WAKEUP_F1__REG DENALI_CTL_161
+#define LPDDR4__LPI_SR_LONG_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_161__LPI_SR_LONG_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_161__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_MASK 0x000F0000U
+#define LPDDR4__DENALI_CTL_161__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_SHIFT       16U
+#define LPDDR4__DENALI_CTL_161__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1_WIDTH        4U
+#define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__REG DENALI_CTL_161
+#define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_161__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_161__LPI_PD_WAKEUP_F1_MASK                0x0F000000U
+#define LPDDR4__DENALI_CTL_161__LPI_PD_WAKEUP_F1_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_161__LPI_PD_WAKEUP_F1_WIDTH                        4U
+#define LPDDR4__LPI_PD_WAKEUP_F1__REG DENALI_CTL_161
+#define LPDDR4__LPI_PD_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_161__LPI_PD_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_162_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_162_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_SHORT_WAKEUP_F1_MASK        0x0000000FU
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_SHORT_WAKEUP_F1_SHIFT                0U
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_SHORT_WAKEUP_F1_WIDTH                4U
+#define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__REG DENALI_CTL_162
+#define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_162__LPI_SRPD_SHORT_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_WAKEUP_F1_MASK         0x00000F00U
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_WAKEUP_F1_SHIFT                 8U
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_WAKEUP_F1_WIDTH                 4U
+#define LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__REG DENALI_CTL_162
+#define LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_MASK 0x000F0000U
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_SHIFT     16U
+#define LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1_WIDTH      4U
+#define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__REG DENALI_CTL_162
+#define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_162__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_162__LPI_TIMER_WAKEUP_F1_MASK             0x0F000000U
+#define LPDDR4__DENALI_CTL_162__LPI_TIMER_WAKEUP_F1_SHIFT                    24U
+#define LPDDR4__DENALI_CTL_162__LPI_TIMER_WAKEUP_F1_WIDTH                     4U
+#define LPDDR4__LPI_TIMER_WAKEUP_F1__REG DENALI_CTL_162
+#define LPDDR4__LPI_TIMER_WAKEUP_F1__FLD LPDDR4__DENALI_CTL_162__LPI_TIMER_WAKEUP_F1
+
+#define LPDDR4__DENALI_CTL_163_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_163_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_163__LPI_IDLE_WAKEUP_F2_MASK              0x0000000FU
+#define LPDDR4__DENALI_CTL_163__LPI_IDLE_WAKEUP_F2_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_163__LPI_IDLE_WAKEUP_F2_WIDTH                      4U
+#define LPDDR4__LPI_IDLE_WAKEUP_F2__REG DENALI_CTL_163
+#define LPDDR4__LPI_IDLE_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_163__LPI_IDLE_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_163__LPI_SR_SHORT_WAKEUP_F2_MASK          0x00000F00U
+#define LPDDR4__DENALI_CTL_163__LPI_SR_SHORT_WAKEUP_F2_SHIFT                  8U
+#define LPDDR4__DENALI_CTL_163__LPI_SR_SHORT_WAKEUP_F2_WIDTH                  4U
+#define LPDDR4__LPI_SR_SHORT_WAKEUP_F2__REG DENALI_CTL_163
+#define LPDDR4__LPI_SR_SHORT_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_163__LPI_SR_SHORT_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_163__LPI_SR_LONG_WAKEUP_F2_MASK           0x000F0000U
+#define LPDDR4__DENALI_CTL_163__LPI_SR_LONG_WAKEUP_F2_SHIFT                  16U
+#define LPDDR4__DENALI_CTL_163__LPI_SR_LONG_WAKEUP_F2_WIDTH                   4U
+#define LPDDR4__LPI_SR_LONG_WAKEUP_F2__REG DENALI_CTL_163
+#define LPDDR4__LPI_SR_LONG_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_163__LPI_SR_LONG_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_163__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_MASK 0x0F000000U
+#define LPDDR4__DENALI_CTL_163__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_SHIFT       24U
+#define LPDDR4__DENALI_CTL_163__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2_WIDTH        4U
+#define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__REG DENALI_CTL_163
+#define LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_163__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_164_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_164_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_164__LPI_PD_WAKEUP_F2_MASK                0x0000000FU
+#define LPDDR4__DENALI_CTL_164__LPI_PD_WAKEUP_F2_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_164__LPI_PD_WAKEUP_F2_WIDTH                        4U
+#define LPDDR4__LPI_PD_WAKEUP_F2__REG DENALI_CTL_164
+#define LPDDR4__LPI_PD_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_164__LPI_PD_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_SHORT_WAKEUP_F2_MASK        0x00000F00U
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_SHORT_WAKEUP_F2_SHIFT                8U
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_SHORT_WAKEUP_F2_WIDTH                4U
+#define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__REG DENALI_CTL_164
+#define LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_164__LPI_SRPD_SHORT_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_WAKEUP_F2_MASK         0x000F0000U
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_WAKEUP_F2_SHIFT                16U
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_WAKEUP_F2_WIDTH                 4U
+#define LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__REG DENALI_CTL_164
+#define LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_MASK 0x0F000000U
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_SHIFT     24U
+#define LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2_WIDTH      4U
+#define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__REG DENALI_CTL_164
+#define LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_164__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_165_READ_MASK                             0x00013F0FU
+#define LPDDR4__DENALI_CTL_165_WRITE_MASK                            0x00013F0FU
+#define LPDDR4__DENALI_CTL_165__LPI_TIMER_WAKEUP_F2_MASK             0x0000000FU
+#define LPDDR4__DENALI_CTL_165__LPI_TIMER_WAKEUP_F2_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_165__LPI_TIMER_WAKEUP_F2_WIDTH                     4U
+#define LPDDR4__LPI_TIMER_WAKEUP_F2__REG DENALI_CTL_165
+#define LPDDR4__LPI_TIMER_WAKEUP_F2__FLD LPDDR4__DENALI_CTL_165__LPI_TIMER_WAKEUP_F2
+
+#define LPDDR4__DENALI_CTL_165__LPI_WAKEUP_EN_MASK                   0x00003F00U
+#define LPDDR4__DENALI_CTL_165__LPI_WAKEUP_EN_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_165__LPI_WAKEUP_EN_WIDTH                           6U
+#define LPDDR4__LPI_WAKEUP_EN__REG DENALI_CTL_165
+#define LPDDR4__LPI_WAKEUP_EN__FLD LPDDR4__DENALI_CTL_165__LPI_WAKEUP_EN
+
+#define LPDDR4__DENALI_CTL_165__LPI_CTRL_REQ_EN_MASK                 0x00010000U
+#define LPDDR4__DENALI_CTL_165__LPI_CTRL_REQ_EN_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_165__LPI_CTRL_REQ_EN_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_165__LPI_CTRL_REQ_EN_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_165__LPI_CTRL_REQ_EN_WOSET                         0U
+#define LPDDR4__LPI_CTRL_REQ_EN__REG DENALI_CTL_165
+#define LPDDR4__LPI_CTRL_REQ_EN__FLD LPDDR4__DENALI_CTL_165__LPI_CTRL_REQ_EN
+
+#define LPDDR4__DENALI_CTL_166_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_166_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_166__LPI_TIMER_COUNT_MASK                 0x00000FFFU
+#define LPDDR4__DENALI_CTL_166__LPI_TIMER_COUNT_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_166__LPI_TIMER_COUNT_WIDTH                        12U
+#define LPDDR4__LPI_TIMER_COUNT__REG DENALI_CTL_166
+#define LPDDR4__LPI_TIMER_COUNT__FLD LPDDR4__DENALI_CTL_166__LPI_TIMER_COUNT
+
+#define LPDDR4__DENALI_CTL_166__LPI_WAKEUP_TIMEOUT_MASK              0x0FFF0000U
+#define LPDDR4__DENALI_CTL_166__LPI_WAKEUP_TIMEOUT_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_166__LPI_WAKEUP_TIMEOUT_WIDTH                     12U
+#define LPDDR4__LPI_WAKEUP_TIMEOUT__REG DENALI_CTL_166
+#define LPDDR4__LPI_WAKEUP_TIMEOUT__FLD LPDDR4__DENALI_CTL_166__LPI_WAKEUP_TIMEOUT
+
+#define LPDDR4__DENALI_CTL_167_READ_MASK                             0x0F0F7F07U
+#define LPDDR4__DENALI_CTL_167_WRITE_MASK                            0x0F0F7F07U
+#define LPDDR4__DENALI_CTL_167__TDFI_LP_RESP_MASK                    0x00000007U
+#define LPDDR4__DENALI_CTL_167__TDFI_LP_RESP_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_167__TDFI_LP_RESP_WIDTH                            3U
+#define LPDDR4__TDFI_LP_RESP__REG DENALI_CTL_167
+#define LPDDR4__TDFI_LP_RESP__FLD LPDDR4__DENALI_CTL_167__TDFI_LP_RESP
+
+#define LPDDR4__DENALI_CTL_167__LP_STATE_MASK                        0x00007F00U
+#define LPDDR4__DENALI_CTL_167__LP_STATE_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_167__LP_STATE_WIDTH                                7U
+#define LPDDR4__LP_STATE__REG DENALI_CTL_167
+#define LPDDR4__LP_STATE__FLD LPDDR4__DENALI_CTL_167__LP_STATE
+
+#define LPDDR4__DENALI_CTL_167__LP_AUTO_ENTRY_EN_MASK                0x000F0000U
+#define LPDDR4__DENALI_CTL_167__LP_AUTO_ENTRY_EN_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_167__LP_AUTO_ENTRY_EN_WIDTH                        4U
+#define LPDDR4__LP_AUTO_ENTRY_EN__REG DENALI_CTL_167
+#define LPDDR4__LP_AUTO_ENTRY_EN__FLD LPDDR4__DENALI_CTL_167__LP_AUTO_ENTRY_EN
+
+#define LPDDR4__DENALI_CTL_167__LP_AUTO_EXIT_EN_MASK                 0x0F000000U
+#define LPDDR4__DENALI_CTL_167__LP_AUTO_EXIT_EN_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_167__LP_AUTO_EXIT_EN_WIDTH                         4U
+#define LPDDR4__LP_AUTO_EXIT_EN__REG DENALI_CTL_167
+#define LPDDR4__LP_AUTO_EXIT_EN__FLD LPDDR4__DENALI_CTL_167__LP_AUTO_EXIT_EN
+
+#define LPDDR4__DENALI_CTL_168_READ_MASK                             0x000FFF07U
+#define LPDDR4__DENALI_CTL_168_WRITE_MASK                            0x000FFF07U
+#define LPDDR4__DENALI_CTL_168__LP_AUTO_MEM_GATE_EN_MASK             0x00000007U
+#define LPDDR4__DENALI_CTL_168__LP_AUTO_MEM_GATE_EN_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_168__LP_AUTO_MEM_GATE_EN_WIDTH                     3U
+#define LPDDR4__LP_AUTO_MEM_GATE_EN__REG DENALI_CTL_168
+#define LPDDR4__LP_AUTO_MEM_GATE_EN__FLD LPDDR4__DENALI_CTL_168__LP_AUTO_MEM_GATE_EN
+
+#define LPDDR4__DENALI_CTL_168__LP_AUTO_PD_IDLE_MASK                 0x000FFF00U
+#define LPDDR4__DENALI_CTL_168__LP_AUTO_PD_IDLE_SHIFT                         8U
+#define LPDDR4__DENALI_CTL_168__LP_AUTO_PD_IDLE_WIDTH                        12U
+#define LPDDR4__LP_AUTO_PD_IDLE__REG DENALI_CTL_168
+#define LPDDR4__LP_AUTO_PD_IDLE__FLD LPDDR4__DENALI_CTL_168__LP_AUTO_PD_IDLE
+
+#define LPDDR4__DENALI_CTL_169_READ_MASK                             0xFFFF0FFFU
+#define LPDDR4__DENALI_CTL_169_WRITE_MASK                            0xFFFF0FFFU
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_SHORT_IDLE_MASK           0x00000FFFU
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_SHORT_IDLE_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_SHORT_IDLE_WIDTH                  12U
+#define LPDDR4__LP_AUTO_SR_SHORT_IDLE__REG DENALI_CTL_169
+#define LPDDR4__LP_AUTO_SR_SHORT_IDLE__FLD LPDDR4__DENALI_CTL_169__LP_AUTO_SR_SHORT_IDLE
+
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_IDLE_MASK            0x00FF0000U
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_IDLE_SHIFT                   16U
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_IDLE_WIDTH                    8U
+#define LPDDR4__LP_AUTO_SR_LONG_IDLE__REG DENALI_CTL_169
+#define LPDDR4__LP_AUTO_SR_LONG_IDLE__FLD LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_IDLE
+
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_MC_GATE_IDLE_MASK    0xFF000000U
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_MC_GATE_IDLE_SHIFT           24U
+#define LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_MC_GATE_IDLE_WIDTH            8U
+#define LPDDR4__LP_AUTO_SR_LONG_MC_GATE_IDLE__REG DENALI_CTL_169
+#define LPDDR4__LP_AUTO_SR_LONG_MC_GATE_IDLE__FLD LPDDR4__DENALI_CTL_169__LP_AUTO_SR_LONG_MC_GATE_IDLE
+
+#define LPDDR4__DENALI_CTL_170_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_170_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F0_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F0_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F0_WIDTH                16U
+#define LPDDR4__HW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_170
+#define LPDDR4__HW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F1_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F1_SHIFT                16U
+#define LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F1_WIDTH                16U
+#define LPDDR4__HW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_170
+#define LPDDR4__HW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_170__HW_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_171_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_171_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_171__HW_PROMOTE_THRESHOLD_F2_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_171__HW_PROMOTE_THRESHOLD_F2_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_171__HW_PROMOTE_THRESHOLD_F2_WIDTH                16U
+#define LPDDR4__HW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_171
+#define LPDDR4__HW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_171__HW_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_171__LPC_PROMOTE_THRESHOLD_F0_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_CTL_171__LPC_PROMOTE_THRESHOLD_F0_SHIFT               16U
+#define LPDDR4__DENALI_CTL_171__LPC_PROMOTE_THRESHOLD_F0_WIDTH               16U
+#define LPDDR4__LPC_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_171
+#define LPDDR4__LPC_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_171__LPC_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_172_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_172_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F1_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F1_SHIFT                0U
+#define LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F1_WIDTH               16U
+#define LPDDR4__LPC_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_172
+#define LPDDR4__LPC_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F2_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F2_SHIFT               16U
+#define LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F2_WIDTH               16U
+#define LPDDR4__LPC_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_172
+#define LPDDR4__LPC_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_172__LPC_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_173_READ_MASK                             0x01010101U
+#define LPDDR4__DENALI_CTL_173_WRITE_MASK                            0x01010101U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_CTRLUPD_EN_MASK               0x00000001U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_CTRLUPD_EN_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_CTRLUPD_EN_WIDTH                       1U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_CTRLUPD_EN_WOCLR                       0U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_CTRLUPD_EN_WOSET                       0U
+#define LPDDR4__LPC_SR_CTRLUPD_EN__REG DENALI_CTL_173
+#define LPDDR4__LPC_SR_CTRLUPD_EN__FLD LPDDR4__DENALI_CTL_173__LPC_SR_CTRLUPD_EN
+
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYUPD_EN_MASK                0x00000100U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYUPD_EN_SHIFT                        8U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYUPD_EN_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYUPD_EN_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYUPD_EN_WOSET                        0U
+#define LPDDR4__LPC_SR_PHYUPD_EN__REG DENALI_CTL_173
+#define LPDDR4__LPC_SR_PHYUPD_EN__FLD LPDDR4__DENALI_CTL_173__LPC_SR_PHYUPD_EN
+
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYMSTR_EN_MASK               0x00010000U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYMSTR_EN_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYMSTR_EN_WIDTH                       1U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYMSTR_EN_WOCLR                       0U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_PHYMSTR_EN_WOSET                       0U
+#define LPDDR4__LPC_SR_PHYMSTR_EN__REG DENALI_CTL_173
+#define LPDDR4__LPC_SR_PHYMSTR_EN__FLD LPDDR4__DENALI_CTL_173__LPC_SR_PHYMSTR_EN
+
+#define LPDDR4__DENALI_CTL_173__LPC_SR_EXIT_CMD_EN_MASK              0x01000000U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_EXIT_CMD_EN_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_EXIT_CMD_EN_WIDTH                      1U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_EXIT_CMD_EN_WOCLR                      0U
+#define LPDDR4__DENALI_CTL_173__LPC_SR_EXIT_CMD_EN_WOSET                      0U
+#define LPDDR4__LPC_SR_EXIT_CMD_EN__REG DENALI_CTL_173
+#define LPDDR4__LPC_SR_EXIT_CMD_EN__FLD LPDDR4__DENALI_CTL_173__LPC_SR_EXIT_CMD_EN
+
+#define LPDDR4__DENALI_CTL_174_READ_MASK                             0x0101FF01U
+#define LPDDR4__DENALI_CTL_174_WRITE_MASK                            0x0101FF01U
+#define LPDDR4__DENALI_CTL_174__LPC_SR_ZQ_EN_MASK                    0x00000001U
+#define LPDDR4__DENALI_CTL_174__LPC_SR_ZQ_EN_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_174__LPC_SR_ZQ_EN_WIDTH                            1U
+#define LPDDR4__DENALI_CTL_174__LPC_SR_ZQ_EN_WOCLR                            0U
+#define LPDDR4__DENALI_CTL_174__LPC_SR_ZQ_EN_WOSET                            0U
+#define LPDDR4__LPC_SR_ZQ_EN__REG DENALI_CTL_174
+#define LPDDR4__LPC_SR_ZQ_EN__FLD LPDDR4__DENALI_CTL_174__LPC_SR_ZQ_EN
+
+#define LPDDR4__DENALI_CTL_174__PWRDN_SHIFT_DELAY_MASK               0x0001FF00U
+#define LPDDR4__DENALI_CTL_174__PWRDN_SHIFT_DELAY_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_174__PWRDN_SHIFT_DELAY_WIDTH                       9U
+#define LPDDR4__PWRDN_SHIFT_DELAY__REG DENALI_CTL_174
+#define LPDDR4__PWRDN_SHIFT_DELAY__FLD LPDDR4__DENALI_CTL_174__PWRDN_SHIFT_DELAY
+
+#define LPDDR4__DENALI_CTL_174__DFS_ENABLE_MASK                      0x01000000U
+#define LPDDR4__DENALI_CTL_174__DFS_ENABLE_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_174__DFS_ENABLE_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_174__DFS_ENABLE_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_174__DFS_ENABLE_WOSET                              0U
+#define LPDDR4__DFS_ENABLE__REG DENALI_CTL_174
+#define LPDDR4__DFS_ENABLE__FLD LPDDR4__DENALI_CTL_174__DFS_ENABLE
+
+#define LPDDR4__DENALI_CTL_175_READ_MASK                             0x00000107U
+#define LPDDR4__DENALI_CTL_175_WRITE_MASK                            0x00000107U
+#define LPDDR4__DENALI_CTL_175__DFS_DLL_OFF_MASK                     0x00000007U
+#define LPDDR4__DENALI_CTL_175__DFS_DLL_OFF_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_175__DFS_DLL_OFF_WIDTH                             3U
+#define LPDDR4__DFS_DLL_OFF__REG DENALI_CTL_175
+#define LPDDR4__DFS_DLL_OFF__FLD LPDDR4__DENALI_CTL_175__DFS_DLL_OFF
+
+#define LPDDR4__DENALI_CTL_175__DFS_PHY_REG_WRITE_EN_MASK            0x00000100U
+#define LPDDR4__DENALI_CTL_175__DFS_PHY_REG_WRITE_EN_SHIFT                    8U
+#define LPDDR4__DENALI_CTL_175__DFS_PHY_REG_WRITE_EN_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_175__DFS_PHY_REG_WRITE_EN_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_175__DFS_PHY_REG_WRITE_EN_WOSET                    0U
+#define LPDDR4__DFS_PHY_REG_WRITE_EN__REG DENALI_CTL_175
+#define LPDDR4__DFS_PHY_REG_WRITE_EN__FLD LPDDR4__DENALI_CTL_175__DFS_PHY_REG_WRITE_EN
+
+#define LPDDR4__DENALI_CTL_176_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_176_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_176__DFS_PHY_REG_WRITE_ADDR_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_176__DFS_PHY_REG_WRITE_ADDR_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_176__DFS_PHY_REG_WRITE_ADDR_WIDTH                 32U
+#define LPDDR4__DFS_PHY_REG_WRITE_ADDR__REG DENALI_CTL_176
+#define LPDDR4__DFS_PHY_REG_WRITE_ADDR__FLD LPDDR4__DENALI_CTL_176__DFS_PHY_REG_WRITE_ADDR
+
+#define LPDDR4__DENALI_CTL_177_READ_MASK                             0x03FFFF0FU
+#define LPDDR4__DENALI_CTL_177_WRITE_MASK                            0x03FFFF0FU
+#define LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_MASK_MASK          0x0000000FU
+#define LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_MASK_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_MASK_WIDTH                  4U
+#define LPDDR4__DFS_PHY_REG_WRITE_MASK__REG DENALI_CTL_177
+#define LPDDR4__DFS_PHY_REG_WRITE_MASK__FLD LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_MASK
+
+#define LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_WAIT_MASK          0x00FFFF00U
+#define LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_WAIT_SHIFT                  8U
+#define LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_WAIT_WIDTH                 16U
+#define LPDDR4__DFS_PHY_REG_WRITE_WAIT__REG DENALI_CTL_177
+#define LPDDR4__DFS_PHY_REG_WRITE_WAIT__FLD LPDDR4__DENALI_CTL_177__DFS_PHY_REG_WRITE_WAIT
+
+#define LPDDR4__DENALI_CTL_177__CURRENT_REG_COPY_MASK                0x03000000U
+#define LPDDR4__DENALI_CTL_177__CURRENT_REG_COPY_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_177__CURRENT_REG_COPY_WIDTH                        2U
+#define LPDDR4__CURRENT_REG_COPY__REG DENALI_CTL_177
+#define LPDDR4__CURRENT_REG_COPY__FLD LPDDR4__DENALI_CTL_177__CURRENT_REG_COPY
+
+#define LPDDR4__DENALI_CTL_178_READ_MASK                             0x00000303U
+#define LPDDR4__DENALI_CTL_178_WRITE_MASK                            0x00000303U
+#define LPDDR4__DENALI_CTL_178__INIT_FREQ_MASK                       0x00000003U
+#define LPDDR4__DENALI_CTL_178__INIT_FREQ_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_178__INIT_FREQ_WIDTH                               2U
+#define LPDDR4__INIT_FREQ__REG DENALI_CTL_178
+#define LPDDR4__INIT_FREQ__FLD LPDDR4__DENALI_CTL_178__INIT_FREQ
+
+#define LPDDR4__DENALI_CTL_178__DFIBUS_BOOT_FREQ_MASK                0x00000300U
+#define LPDDR4__DENALI_CTL_178__DFIBUS_BOOT_FREQ_SHIFT                        8U
+#define LPDDR4__DENALI_CTL_178__DFIBUS_BOOT_FREQ_WIDTH                        2U
+#define LPDDR4__DFIBUS_BOOT_FREQ__REG DENALI_CTL_178
+#define LPDDR4__DFIBUS_BOOT_FREQ__FLD LPDDR4__DENALI_CTL_178__DFIBUS_BOOT_FREQ
+
+#define LPDDR4__DENALI_CTL_179_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_179_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_179__DFS_PHY_REG_WRITE_DATA_F0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_179__DFS_PHY_REG_WRITE_DATA_F0_SHIFT               0U
+#define LPDDR4__DENALI_CTL_179__DFS_PHY_REG_WRITE_DATA_F0_WIDTH              32U
+#define LPDDR4__DFS_PHY_REG_WRITE_DATA_F0__REG DENALI_CTL_179
+#define LPDDR4__DFS_PHY_REG_WRITE_DATA_F0__FLD LPDDR4__DENALI_CTL_179__DFS_PHY_REG_WRITE_DATA_F0
+
+#define LPDDR4__DENALI_CTL_180_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_180_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_180__DFS_PHY_REG_WRITE_DATA_F1_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_180__DFS_PHY_REG_WRITE_DATA_F1_SHIFT               0U
+#define LPDDR4__DENALI_CTL_180__DFS_PHY_REG_WRITE_DATA_F1_WIDTH              32U
+#define LPDDR4__DFS_PHY_REG_WRITE_DATA_F1__REG DENALI_CTL_180
+#define LPDDR4__DFS_PHY_REG_WRITE_DATA_F1__FLD LPDDR4__DENALI_CTL_180__DFS_PHY_REG_WRITE_DATA_F1
+
+#define LPDDR4__DENALI_CTL_181_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_181_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_181__DFS_PHY_REG_WRITE_DATA_F2_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_181__DFS_PHY_REG_WRITE_DATA_F2_SHIFT               0U
+#define LPDDR4__DENALI_CTL_181__DFS_PHY_REG_WRITE_DATA_F2_WIDTH              32U
+#define LPDDR4__DFS_PHY_REG_WRITE_DATA_F2__REG DENALI_CTL_181
+#define LPDDR4__DFS_PHY_REG_WRITE_DATA_F2__FLD LPDDR4__DENALI_CTL_181__DFS_PHY_REG_WRITE_DATA_F2
+
+#define LPDDR4__DENALI_CTL_182_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_182_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_182__TDFI_INIT_START_F0_MASK              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_182__TDFI_INIT_START_F0_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_182__TDFI_INIT_START_F0_WIDTH                     24U
+#define LPDDR4__TDFI_INIT_START_F0__REG DENALI_CTL_182
+#define LPDDR4__TDFI_INIT_START_F0__FLD LPDDR4__DENALI_CTL_182__TDFI_INIT_START_F0
+
+#define LPDDR4__DENALI_CTL_183_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_183_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_183__TDFI_INIT_COMPLETE_F0_MASK           0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_183__TDFI_INIT_COMPLETE_F0_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_183__TDFI_INIT_COMPLETE_F0_WIDTH                  24U
+#define LPDDR4__TDFI_INIT_COMPLETE_F0__REG DENALI_CTL_183
+#define LPDDR4__TDFI_INIT_COMPLETE_F0__FLD LPDDR4__DENALI_CTL_183__TDFI_INIT_COMPLETE_F0
+
+#define LPDDR4__DENALI_CTL_184_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_184_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_184__TDFI_INIT_START_F1_MASK              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_184__TDFI_INIT_START_F1_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_184__TDFI_INIT_START_F1_WIDTH                     24U
+#define LPDDR4__TDFI_INIT_START_F1__REG DENALI_CTL_184
+#define LPDDR4__TDFI_INIT_START_F1__FLD LPDDR4__DENALI_CTL_184__TDFI_INIT_START_F1
+
+#define LPDDR4__DENALI_CTL_185_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_185_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_185__TDFI_INIT_COMPLETE_F1_MASK           0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_185__TDFI_INIT_COMPLETE_F1_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_185__TDFI_INIT_COMPLETE_F1_WIDTH                  24U
+#define LPDDR4__TDFI_INIT_COMPLETE_F1__REG DENALI_CTL_185
+#define LPDDR4__TDFI_INIT_COMPLETE_F1__FLD LPDDR4__DENALI_CTL_185__TDFI_INIT_COMPLETE_F1
+
+#define LPDDR4__DENALI_CTL_186_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_186_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_186__TDFI_INIT_START_F2_MASK              0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_186__TDFI_INIT_START_F2_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_186__TDFI_INIT_START_F2_WIDTH                     24U
+#define LPDDR4__TDFI_INIT_START_F2__REG DENALI_CTL_186
+#define LPDDR4__TDFI_INIT_START_F2__FLD LPDDR4__DENALI_CTL_186__TDFI_INIT_START_F2
+
+#define LPDDR4__DENALI_CTL_187_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_187_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_187__TDFI_INIT_COMPLETE_F2_MASK           0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_187__TDFI_INIT_COMPLETE_F2_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_187__TDFI_INIT_COMPLETE_F2_WIDTH                  24U
+#define LPDDR4__TDFI_INIT_COMPLETE_F2__REG DENALI_CTL_187
+#define LPDDR4__TDFI_INIT_COMPLETE_F2__FLD LPDDR4__DENALI_CTL_187__TDFI_INIT_COMPLETE_F2
+
+#define LPDDR4__DENALI_CTL_188_READ_MASK                             0x07FFFFFFU
+#define LPDDR4__DENALI_CTL_188_WRITE_MASK                            0x07FFFFFFU
+#define LPDDR4__DENALI_CTL_188__WRITE_MODEREG_MASK                   0x07FFFFFFU
+#define LPDDR4__DENALI_CTL_188__WRITE_MODEREG_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_188__WRITE_MODEREG_WIDTH                          27U
+#define LPDDR4__WRITE_MODEREG__REG DENALI_CTL_188
+#define LPDDR4__WRITE_MODEREG__FLD LPDDR4__DENALI_CTL_188__WRITE_MODEREG
+
+#define LPDDR4__DENALI_CTL_189_READ_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_189_WRITE_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_189__MRW_STATUS_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_189__MRW_STATUS_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_189__MRW_STATUS_WIDTH                              8U
+#define LPDDR4__MRW_STATUS__REG DENALI_CTL_189
+#define LPDDR4__MRW_STATUS__FLD LPDDR4__DENALI_CTL_189__MRW_STATUS
+
+#define LPDDR4__DENALI_CTL_189__READ_MODEREG_MASK                    0x01FFFF00U
+#define LPDDR4__DENALI_CTL_189__READ_MODEREG_SHIFT                            8U
+#define LPDDR4__DENALI_CTL_189__READ_MODEREG_WIDTH                           17U
+#define LPDDR4__READ_MODEREG__REG DENALI_CTL_189
+#define LPDDR4__READ_MODEREG__FLD LPDDR4__DENALI_CTL_189__READ_MODEREG
+
+#define LPDDR4__DENALI_CTL_190_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_190_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_190__PERIPHERAL_MRR_DATA_MASK             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_190__PERIPHERAL_MRR_DATA_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_190__PERIPHERAL_MRR_DATA_WIDTH                    24U
+#define LPDDR4__PERIPHERAL_MRR_DATA__REG DENALI_CTL_190
+#define LPDDR4__PERIPHERAL_MRR_DATA__FLD LPDDR4__DENALI_CTL_190__PERIPHERAL_MRR_DATA
+
+#define LPDDR4__DENALI_CTL_190__AUTO_TEMPCHK_VAL_0_MASK              0xFF000000U
+#define LPDDR4__DENALI_CTL_190__AUTO_TEMPCHK_VAL_0_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_190__AUTO_TEMPCHK_VAL_0_WIDTH                      8U
+#define LPDDR4__AUTO_TEMPCHK_VAL_0__REG DENALI_CTL_190
+#define LPDDR4__AUTO_TEMPCHK_VAL_0__FLD LPDDR4__DENALI_CTL_190__AUTO_TEMPCHK_VAL_0
+
+#define LPDDR4__DENALI_CTL_191_READ_MASK                             0x000301FFU
+#define LPDDR4__DENALI_CTL_191_WRITE_MASK                            0x000301FFU
+#define LPDDR4__DENALI_CTL_191__AUTO_TEMPCHK_VAL_1_MASK              0x000000FFU
+#define LPDDR4__DENALI_CTL_191__AUTO_TEMPCHK_VAL_1_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_191__AUTO_TEMPCHK_VAL_1_WIDTH                      8U
+#define LPDDR4__AUTO_TEMPCHK_VAL_1__REG DENALI_CTL_191
+#define LPDDR4__AUTO_TEMPCHK_VAL_1__FLD LPDDR4__DENALI_CTL_191__AUTO_TEMPCHK_VAL_1
+
+#define LPDDR4__DENALI_CTL_191__DISABLE_UPDATE_TVRCG_MASK            0x00000100U
+#define LPDDR4__DENALI_CTL_191__DISABLE_UPDATE_TVRCG_SHIFT                    8U
+#define LPDDR4__DENALI_CTL_191__DISABLE_UPDATE_TVRCG_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_191__DISABLE_UPDATE_TVRCG_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_191__DISABLE_UPDATE_TVRCG_WOSET                    0U
+#define LPDDR4__DISABLE_UPDATE_TVRCG__REG DENALI_CTL_191
+#define LPDDR4__DISABLE_UPDATE_TVRCG__FLD LPDDR4__DENALI_CTL_191__DISABLE_UPDATE_TVRCG
+
+#define LPDDR4__DENALI_CTL_191__MRW_DFS_UPDATE_FRC_MASK              0x00030000U
+#define LPDDR4__DENALI_CTL_191__MRW_DFS_UPDATE_FRC_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_191__MRW_DFS_UPDATE_FRC_WIDTH                      2U
+#define LPDDR4__MRW_DFS_UPDATE_FRC__REG DENALI_CTL_191
+#define LPDDR4__MRW_DFS_UPDATE_FRC__FLD LPDDR4__DENALI_CTL_191__MRW_DFS_UPDATE_FRC
+
+#define LPDDR4__DENALI_CTL_192_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_CTL_192_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_CTL_192__TVRCG_ENABLE_F0_MASK                 0x000003FFU
+#define LPDDR4__DENALI_CTL_192__TVRCG_ENABLE_F0_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_192__TVRCG_ENABLE_F0_WIDTH                        10U
+#define LPDDR4__TVRCG_ENABLE_F0__REG DENALI_CTL_192
+#define LPDDR4__TVRCG_ENABLE_F0__FLD LPDDR4__DENALI_CTL_192__TVRCG_ENABLE_F0
+
+#define LPDDR4__DENALI_CTL_192__TVRCG_DISABLE_F0_MASK                0x03FF0000U
+#define LPDDR4__DENALI_CTL_192__TVRCG_DISABLE_F0_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_192__TVRCG_DISABLE_F0_WIDTH                       10U
+#define LPDDR4__TVRCG_DISABLE_F0__REG DENALI_CTL_192
+#define LPDDR4__TVRCG_DISABLE_F0__FLD LPDDR4__DENALI_CTL_192__TVRCG_DISABLE_F0
+
+#define LPDDR4__DENALI_CTL_193_READ_MASK                             0x1F1F03FFU
+#define LPDDR4__DENALI_CTL_193_WRITE_MASK                            0x1F1F03FFU
+#define LPDDR4__DENALI_CTL_193__TFC_F0_MASK                          0x000003FFU
+#define LPDDR4__DENALI_CTL_193__TFC_F0_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_193__TFC_F0_WIDTH                                 10U
+#define LPDDR4__TFC_F0__REG DENALI_CTL_193
+#define LPDDR4__TFC_F0__FLD LPDDR4__DENALI_CTL_193__TFC_F0
+
+#define LPDDR4__DENALI_CTL_193__TCKFSPE_F0_MASK                      0x001F0000U
+#define LPDDR4__DENALI_CTL_193__TCKFSPE_F0_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_193__TCKFSPE_F0_WIDTH                              5U
+#define LPDDR4__TCKFSPE_F0__REG DENALI_CTL_193
+#define LPDDR4__TCKFSPE_F0__FLD LPDDR4__DENALI_CTL_193__TCKFSPE_F0
+
+#define LPDDR4__DENALI_CTL_193__TCKFSPX_F0_MASK                      0x1F000000U
+#define LPDDR4__DENALI_CTL_193__TCKFSPX_F0_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_193__TCKFSPX_F0_WIDTH                              5U
+#define LPDDR4__TCKFSPX_F0__REG DENALI_CTL_193
+#define LPDDR4__TCKFSPX_F0__FLD LPDDR4__DENALI_CTL_193__TCKFSPX_F0
+
+#define LPDDR4__DENALI_CTL_194_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_194_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_194__TVREF_LONG_F0_MASK                   0x000FFFFFU
+#define LPDDR4__DENALI_CTL_194__TVREF_LONG_F0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_194__TVREF_LONG_F0_WIDTH                          20U
+#define LPDDR4__TVREF_LONG_F0__REG DENALI_CTL_194
+#define LPDDR4__TVREF_LONG_F0__FLD LPDDR4__DENALI_CTL_194__TVREF_LONG_F0
+
+#define LPDDR4__DENALI_CTL_195_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_CTL_195_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_CTL_195__TVRCG_ENABLE_F1_MASK                 0x000003FFU
+#define LPDDR4__DENALI_CTL_195__TVRCG_ENABLE_F1_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_195__TVRCG_ENABLE_F1_WIDTH                        10U
+#define LPDDR4__TVRCG_ENABLE_F1__REG DENALI_CTL_195
+#define LPDDR4__TVRCG_ENABLE_F1__FLD LPDDR4__DENALI_CTL_195__TVRCG_ENABLE_F1
+
+#define LPDDR4__DENALI_CTL_195__TVRCG_DISABLE_F1_MASK                0x03FF0000U
+#define LPDDR4__DENALI_CTL_195__TVRCG_DISABLE_F1_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_195__TVRCG_DISABLE_F1_WIDTH                       10U
+#define LPDDR4__TVRCG_DISABLE_F1__REG DENALI_CTL_195
+#define LPDDR4__TVRCG_DISABLE_F1__FLD LPDDR4__DENALI_CTL_195__TVRCG_DISABLE_F1
+
+#define LPDDR4__DENALI_CTL_196_READ_MASK                             0x1F1F03FFU
+#define LPDDR4__DENALI_CTL_196_WRITE_MASK                            0x1F1F03FFU
+#define LPDDR4__DENALI_CTL_196__TFC_F1_MASK                          0x000003FFU
+#define LPDDR4__DENALI_CTL_196__TFC_F1_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_196__TFC_F1_WIDTH                                 10U
+#define LPDDR4__TFC_F1__REG DENALI_CTL_196
+#define LPDDR4__TFC_F1__FLD LPDDR4__DENALI_CTL_196__TFC_F1
+
+#define LPDDR4__DENALI_CTL_196__TCKFSPE_F1_MASK                      0x001F0000U
+#define LPDDR4__DENALI_CTL_196__TCKFSPE_F1_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_196__TCKFSPE_F1_WIDTH                              5U
+#define LPDDR4__TCKFSPE_F1__REG DENALI_CTL_196
+#define LPDDR4__TCKFSPE_F1__FLD LPDDR4__DENALI_CTL_196__TCKFSPE_F1
+
+#define LPDDR4__DENALI_CTL_196__TCKFSPX_F1_MASK                      0x1F000000U
+#define LPDDR4__DENALI_CTL_196__TCKFSPX_F1_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_196__TCKFSPX_F1_WIDTH                              5U
+#define LPDDR4__TCKFSPX_F1__REG DENALI_CTL_196
+#define LPDDR4__TCKFSPX_F1__FLD LPDDR4__DENALI_CTL_196__TCKFSPX_F1
+
+#define LPDDR4__DENALI_CTL_197_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_197_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_197__TVREF_LONG_F1_MASK                   0x000FFFFFU
+#define LPDDR4__DENALI_CTL_197__TVREF_LONG_F1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_197__TVREF_LONG_F1_WIDTH                          20U
+#define LPDDR4__TVREF_LONG_F1__REG DENALI_CTL_197
+#define LPDDR4__TVREF_LONG_F1__FLD LPDDR4__DENALI_CTL_197__TVREF_LONG_F1
+
+#define LPDDR4__DENALI_CTL_198_READ_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_CTL_198_WRITE_MASK                            0x03FF03FFU
+#define LPDDR4__DENALI_CTL_198__TVRCG_ENABLE_F2_MASK                 0x000003FFU
+#define LPDDR4__DENALI_CTL_198__TVRCG_ENABLE_F2_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_198__TVRCG_ENABLE_F2_WIDTH                        10U
+#define LPDDR4__TVRCG_ENABLE_F2__REG DENALI_CTL_198
+#define LPDDR4__TVRCG_ENABLE_F2__FLD LPDDR4__DENALI_CTL_198__TVRCG_ENABLE_F2
+
+#define LPDDR4__DENALI_CTL_198__TVRCG_DISABLE_F2_MASK                0x03FF0000U
+#define LPDDR4__DENALI_CTL_198__TVRCG_DISABLE_F2_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_198__TVRCG_DISABLE_F2_WIDTH                       10U
+#define LPDDR4__TVRCG_DISABLE_F2__REG DENALI_CTL_198
+#define LPDDR4__TVRCG_DISABLE_F2__FLD LPDDR4__DENALI_CTL_198__TVRCG_DISABLE_F2
+
+#define LPDDR4__DENALI_CTL_199_READ_MASK                             0x1F1F03FFU
+#define LPDDR4__DENALI_CTL_199_WRITE_MASK                            0x1F1F03FFU
+#define LPDDR4__DENALI_CTL_199__TFC_F2_MASK                          0x000003FFU
+#define LPDDR4__DENALI_CTL_199__TFC_F2_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_199__TFC_F2_WIDTH                                 10U
+#define LPDDR4__TFC_F2__REG DENALI_CTL_199
+#define LPDDR4__TFC_F2__FLD LPDDR4__DENALI_CTL_199__TFC_F2
+
+#define LPDDR4__DENALI_CTL_199__TCKFSPE_F2_MASK                      0x001F0000U
+#define LPDDR4__DENALI_CTL_199__TCKFSPE_F2_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_199__TCKFSPE_F2_WIDTH                              5U
+#define LPDDR4__TCKFSPE_F2__REG DENALI_CTL_199
+#define LPDDR4__TCKFSPE_F2__FLD LPDDR4__DENALI_CTL_199__TCKFSPE_F2
+
+#define LPDDR4__DENALI_CTL_199__TCKFSPX_F2_MASK                      0x1F000000U
+#define LPDDR4__DENALI_CTL_199__TCKFSPX_F2_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_199__TCKFSPX_F2_WIDTH                              5U
+#define LPDDR4__TCKFSPX_F2__REG DENALI_CTL_199
+#define LPDDR4__TCKFSPX_F2__FLD LPDDR4__DENALI_CTL_199__TCKFSPX_F2
+
+#define LPDDR4__DENALI_CTL_200_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_200_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_200__TVREF_LONG_F2_MASK                   0x000FFFFFU
+#define LPDDR4__DENALI_CTL_200__TVREF_LONG_F2_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_200__TVREF_LONG_F2_WIDTH                          20U
+#define LPDDR4__TVREF_LONG_F2__REG DENALI_CTL_200
+#define LPDDR4__TVREF_LONG_F2__FLD LPDDR4__DENALI_CTL_200__TVREF_LONG_F2
+
+#define LPDDR4__DENALI_CTL_201_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_201_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F0_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F0_SHIFT                0U
+#define LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F0_WIDTH               16U
+#define LPDDR4__MRR_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_201
+#define LPDDR4__MRR_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F1_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F1_SHIFT               16U
+#define LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F1_WIDTH               16U
+#define LPDDR4__MRR_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_201
+#define LPDDR4__MRR_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_201__MRR_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_202_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_202_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_202__MRR_PROMOTE_THRESHOLD_F2_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_CTL_202__MRR_PROMOTE_THRESHOLD_F2_SHIFT                0U
+#define LPDDR4__DENALI_CTL_202__MRR_PROMOTE_THRESHOLD_F2_WIDTH               16U
+#define LPDDR4__MRR_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_202
+#define LPDDR4__MRR_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_202__MRR_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_202__MRW_PROMOTE_THRESHOLD_F0_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_CTL_202__MRW_PROMOTE_THRESHOLD_F0_SHIFT               16U
+#define LPDDR4__DENALI_CTL_202__MRW_PROMOTE_THRESHOLD_F0_WIDTH               16U
+#define LPDDR4__MRW_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_202
+#define LPDDR4__MRW_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_202__MRW_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_203_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_203_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F1_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F1_SHIFT                0U
+#define LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F1_WIDTH               16U
+#define LPDDR4__MRW_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_203
+#define LPDDR4__MRW_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F2_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F2_SHIFT               16U
+#define LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F2_WIDTH               16U
+#define LPDDR4__MRW_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_203
+#define LPDDR4__MRW_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_203__MRW_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_204_READ_MASK                             0x01FFFF01U
+#define LPDDR4__DENALI_CTL_204_WRITE_MASK                            0x01FFFF01U
+#define LPDDR4__DENALI_CTL_204__MR4_DLL_RST_MASK                     0x00000001U
+#define LPDDR4__DENALI_CTL_204__MR4_DLL_RST_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_204__MR4_DLL_RST_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_204__MR4_DLL_RST_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_204__MR4_DLL_RST_WOSET                             0U
+#define LPDDR4__MR4_DLL_RST__REG DENALI_CTL_204
+#define LPDDR4__MR4_DLL_RST__FLD LPDDR4__DENALI_CTL_204__MR4_DLL_RST
+
+#define LPDDR4__DENALI_CTL_204__MR0_DATA_F0_0_MASK                   0x01FFFF00U
+#define LPDDR4__DENALI_CTL_204__MR0_DATA_F0_0_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_204__MR0_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR0_DATA_F0_0__REG DENALI_CTL_204
+#define LPDDR4__MR0_DATA_F0_0__FLD LPDDR4__DENALI_CTL_204__MR0_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_205_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_205_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_205__MR1_DATA_F0_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_205__MR1_DATA_F0_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_205__MR1_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR1_DATA_F0_0__REG DENALI_CTL_205
+#define LPDDR4__MR1_DATA_F0_0__FLD LPDDR4__DENALI_CTL_205__MR1_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_206_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_206_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_206__MR2_DATA_F0_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_206__MR2_DATA_F0_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_206__MR2_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR2_DATA_F0_0__REG DENALI_CTL_206
+#define LPDDR4__MR2_DATA_F0_0__FLD LPDDR4__DENALI_CTL_206__MR2_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_207_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_207_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_207__MR0_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_207__MR0_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_207__MR0_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR0_DATA_F1_0__REG DENALI_CTL_207
+#define LPDDR4__MR0_DATA_F1_0__FLD LPDDR4__DENALI_CTL_207__MR0_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_208_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_208_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_208__MR1_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_208__MR1_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_208__MR1_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR1_DATA_F1_0__REG DENALI_CTL_208
+#define LPDDR4__MR1_DATA_F1_0__FLD LPDDR4__DENALI_CTL_208__MR1_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_209_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_209_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_209__MR2_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_209__MR2_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_209__MR2_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR2_DATA_F1_0__REG DENALI_CTL_209
+#define LPDDR4__MR2_DATA_F1_0__FLD LPDDR4__DENALI_CTL_209__MR2_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_210_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_210_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_210__MR0_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_210__MR0_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_210__MR0_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR0_DATA_F2_0__REG DENALI_CTL_210
+#define LPDDR4__MR0_DATA_F2_0__FLD LPDDR4__DENALI_CTL_210__MR0_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_211_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_211_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_211__MR1_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_211__MR1_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_211__MR1_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR1_DATA_F2_0__REG DENALI_CTL_211
+#define LPDDR4__MR1_DATA_F2_0__FLD LPDDR4__DENALI_CTL_211__MR1_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_212_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_212_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_212__MR2_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_212__MR2_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_212__MR2_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR2_DATA_F2_0__REG DENALI_CTL_212
+#define LPDDR4__MR2_DATA_F2_0__FLD LPDDR4__DENALI_CTL_212__MR2_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_213_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_213_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_213__MR0_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_213__MR0_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_213__MR0_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR0_DATA_F0_1__REG DENALI_CTL_213
+#define LPDDR4__MR0_DATA_F0_1__FLD LPDDR4__DENALI_CTL_213__MR0_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_214_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_214_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_214__MR1_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_214__MR1_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_214__MR1_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR1_DATA_F0_1__REG DENALI_CTL_214
+#define LPDDR4__MR1_DATA_F0_1__FLD LPDDR4__DENALI_CTL_214__MR1_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_215_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_215_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_215__MR2_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_215__MR2_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_215__MR2_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR2_DATA_F0_1__REG DENALI_CTL_215
+#define LPDDR4__MR2_DATA_F0_1__FLD LPDDR4__DENALI_CTL_215__MR2_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_216_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_216_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_216__MR0_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_216__MR0_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_216__MR0_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR0_DATA_F1_1__REG DENALI_CTL_216
+#define LPDDR4__MR0_DATA_F1_1__FLD LPDDR4__DENALI_CTL_216__MR0_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_217_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_217_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_217__MR1_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_217__MR1_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_217__MR1_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR1_DATA_F1_1__REG DENALI_CTL_217
+#define LPDDR4__MR1_DATA_F1_1__FLD LPDDR4__DENALI_CTL_217__MR1_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_218_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_218_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_218__MR2_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_218__MR2_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_218__MR2_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR2_DATA_F1_1__REG DENALI_CTL_218
+#define LPDDR4__MR2_DATA_F1_1__FLD LPDDR4__DENALI_CTL_218__MR2_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_219_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_219_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_219__MR0_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_219__MR0_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_219__MR0_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR0_DATA_F2_1__REG DENALI_CTL_219
+#define LPDDR4__MR0_DATA_F2_1__FLD LPDDR4__DENALI_CTL_219__MR0_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_220_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_220_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_220__MR1_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_220__MR1_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_220__MR1_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR1_DATA_F2_1__REG DENALI_CTL_220
+#define LPDDR4__MR1_DATA_F2_1__FLD LPDDR4__DENALI_CTL_220__MR1_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_221_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_221_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_221__MR2_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_221__MR2_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_221__MR2_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR2_DATA_F2_1__REG DENALI_CTL_221
+#define LPDDR4__MR2_DATA_F2_1__FLD LPDDR4__DENALI_CTL_221__MR2_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_222_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_222_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_222__MRSINGLE_DATA_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_CTL_222__MRSINGLE_DATA_0_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_222__MRSINGLE_DATA_0_WIDTH                        17U
+#define LPDDR4__MRSINGLE_DATA_0__REG DENALI_CTL_222
+#define LPDDR4__MRSINGLE_DATA_0__FLD LPDDR4__DENALI_CTL_222__MRSINGLE_DATA_0
+
+#define LPDDR4__DENALI_CTL_223_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_223_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_223__MRSINGLE_DATA_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_CTL_223__MRSINGLE_DATA_1_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_223__MRSINGLE_DATA_1_WIDTH                        17U
+#define LPDDR4__MRSINGLE_DATA_1__REG DENALI_CTL_223
+#define LPDDR4__MRSINGLE_DATA_1__FLD LPDDR4__DENALI_CTL_223__MRSINGLE_DATA_1
+
+#define LPDDR4__DENALI_CTL_224_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_224_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_224__MR3_DATA_F0_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_224__MR3_DATA_F0_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_224__MR3_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR3_DATA_F0_0__REG DENALI_CTL_224
+#define LPDDR4__MR3_DATA_F0_0__FLD LPDDR4__DENALI_CTL_224__MR3_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_225_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_225_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_225__MR3_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_225__MR3_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_225__MR3_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR3_DATA_F1_0__REG DENALI_CTL_225
+#define LPDDR4__MR3_DATA_F1_0__FLD LPDDR4__DENALI_CTL_225__MR3_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_226_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_226_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_226__MR3_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_226__MR3_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_226__MR3_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR3_DATA_F2_0__REG DENALI_CTL_226
+#define LPDDR4__MR3_DATA_F2_0__FLD LPDDR4__DENALI_CTL_226__MR3_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_227_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_227_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_227__MR3_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_227__MR3_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_227__MR3_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR3_DATA_F0_1__REG DENALI_CTL_227
+#define LPDDR4__MR3_DATA_F0_1__FLD LPDDR4__DENALI_CTL_227__MR3_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_228_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_228_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_228__MR3_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_228__MR3_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_228__MR3_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR3_DATA_F1_1__REG DENALI_CTL_228
+#define LPDDR4__MR3_DATA_F1_1__FLD LPDDR4__DENALI_CTL_228__MR3_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_229_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_229_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_229__MR3_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_229__MR3_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_229__MR3_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR3_DATA_F2_1__REG DENALI_CTL_229
+#define LPDDR4__MR3_DATA_F2_1__FLD LPDDR4__DENALI_CTL_229__MR3_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_230_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_230_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_230__MR4_DATA_F0_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_230__MR4_DATA_F0_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_230__MR4_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR4_DATA_F0_0__REG DENALI_CTL_230
+#define LPDDR4__MR4_DATA_F0_0__FLD LPDDR4__DENALI_CTL_230__MR4_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_231_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_231_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_231__MR4_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_231__MR4_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_231__MR4_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR4_DATA_F1_0__REG DENALI_CTL_231
+#define LPDDR4__MR4_DATA_F1_0__FLD LPDDR4__DENALI_CTL_231__MR4_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_232_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_232_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_232__MR4_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_232__MR4_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_232__MR4_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR4_DATA_F2_0__REG DENALI_CTL_232
+#define LPDDR4__MR4_DATA_F2_0__FLD LPDDR4__DENALI_CTL_232__MR4_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_233_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_233_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_233__MR4_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_233__MR4_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_233__MR4_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR4_DATA_F0_1__REG DENALI_CTL_233
+#define LPDDR4__MR4_DATA_F0_1__FLD LPDDR4__DENALI_CTL_233__MR4_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_234_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_234_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_234__MR4_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_234__MR4_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_234__MR4_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR4_DATA_F1_1__REG DENALI_CTL_234
+#define LPDDR4__MR4_DATA_F1_1__FLD LPDDR4__DENALI_CTL_234__MR4_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_235_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_235_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_235__MR4_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_235__MR4_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_235__MR4_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR4_DATA_F2_1__REG DENALI_CTL_235
+#define LPDDR4__MR4_DATA_F2_1__FLD LPDDR4__DENALI_CTL_235__MR4_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_236_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_236_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_236__MR5_DATA_F0_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_236__MR5_DATA_F0_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_236__MR5_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR5_DATA_F0_0__REG DENALI_CTL_236
+#define LPDDR4__MR5_DATA_F0_0__FLD LPDDR4__DENALI_CTL_236__MR5_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_237_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_237_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_237__MR5_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_237__MR5_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_237__MR5_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR5_DATA_F1_0__REG DENALI_CTL_237
+#define LPDDR4__MR5_DATA_F1_0__FLD LPDDR4__DENALI_CTL_237__MR5_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_238_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_238_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_238__MR5_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_238__MR5_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_238__MR5_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR5_DATA_F2_0__REG DENALI_CTL_238
+#define LPDDR4__MR5_DATA_F2_0__FLD LPDDR4__DENALI_CTL_238__MR5_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_239_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_239_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_239__MR5_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_239__MR5_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_239__MR5_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR5_DATA_F0_1__REG DENALI_CTL_239
+#define LPDDR4__MR5_DATA_F0_1__FLD LPDDR4__DENALI_CTL_239__MR5_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_240_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_240_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_240__MR5_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_240__MR5_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_240__MR5_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR5_DATA_F1_1__REG DENALI_CTL_240
+#define LPDDR4__MR5_DATA_F1_1__FLD LPDDR4__DENALI_CTL_240__MR5_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_241_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_241_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_241__MR5_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_241__MR5_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_241__MR5_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR5_DATA_F2_1__REG DENALI_CTL_241
+#define LPDDR4__MR5_DATA_F2_1__FLD LPDDR4__DENALI_CTL_241__MR5_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_242_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_242_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_242__MR6_DATA_F0_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_242__MR6_DATA_F0_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_242__MR6_DATA_F0_0_WIDTH                          17U
+#define LPDDR4__MR6_DATA_F0_0__REG DENALI_CTL_242
+#define LPDDR4__MR6_DATA_F0_0__FLD LPDDR4__DENALI_CTL_242__MR6_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_243_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_243_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_243__MR6_DATA_F1_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_243__MR6_DATA_F1_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_243__MR6_DATA_F1_0_WIDTH                          17U
+#define LPDDR4__MR6_DATA_F1_0__REG DENALI_CTL_243
+#define LPDDR4__MR6_DATA_F1_0__FLD LPDDR4__DENALI_CTL_243__MR6_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_244_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_244_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_244__MR6_DATA_F2_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_244__MR6_DATA_F2_0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_244__MR6_DATA_F2_0_WIDTH                          17U
+#define LPDDR4__MR6_DATA_F2_0__REG DENALI_CTL_244
+#define LPDDR4__MR6_DATA_F2_0__FLD LPDDR4__DENALI_CTL_244__MR6_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_245_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_245_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_245__MR6_DATA_F0_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_245__MR6_DATA_F0_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_245__MR6_DATA_F0_1_WIDTH                          17U
+#define LPDDR4__MR6_DATA_F0_1__REG DENALI_CTL_245
+#define LPDDR4__MR6_DATA_F0_1__FLD LPDDR4__DENALI_CTL_245__MR6_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_246_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_246_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_246__MR6_DATA_F1_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_246__MR6_DATA_F1_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_246__MR6_DATA_F1_1_WIDTH                          17U
+#define LPDDR4__MR6_DATA_F1_1__REG DENALI_CTL_246
+#define LPDDR4__MR6_DATA_F1_1__FLD LPDDR4__DENALI_CTL_246__MR6_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_247_READ_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_247_WRITE_MASK                            0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_247__MR6_DATA_F2_1_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_CTL_247__MR6_DATA_F2_1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_247__MR6_DATA_F2_1_WIDTH                          17U
+#define LPDDR4__MR6_DATA_F2_1__REG DENALI_CTL_247
+#define LPDDR4__MR6_DATA_F2_1__FLD LPDDR4__DENALI_CTL_247__MR6_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_247__MR8_DATA_0_MASK                      0xFF000000U
+#define LPDDR4__DENALI_CTL_247__MR8_DATA_0_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_247__MR8_DATA_0_WIDTH                              8U
+#define LPDDR4__MR8_DATA_0__REG DENALI_CTL_247
+#define LPDDR4__MR8_DATA_0__FLD LPDDR4__DENALI_CTL_247__MR8_DATA_0
+
+#define LPDDR4__DENALI_CTL_248_READ_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_248_WRITE_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_248__MR8_DATA_1_MASK                      0x000000FFU
+#define LPDDR4__DENALI_CTL_248__MR8_DATA_1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_248__MR8_DATA_1_WIDTH                              8U
+#define LPDDR4__MR8_DATA_1__REG DENALI_CTL_248
+#define LPDDR4__MR8_DATA_1__FLD LPDDR4__DENALI_CTL_248__MR8_DATA_1
+
+#define LPDDR4__DENALI_CTL_248__MR10_DATA_F0_0_MASK                  0x01FFFF00U
+#define LPDDR4__DENALI_CTL_248__MR10_DATA_F0_0_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_248__MR10_DATA_F0_0_WIDTH                         17U
+#define LPDDR4__MR10_DATA_F0_0__REG DENALI_CTL_248
+#define LPDDR4__MR10_DATA_F0_0__FLD LPDDR4__DENALI_CTL_248__MR10_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_249_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_249_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_249__MR10_DATA_F1_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_249__MR10_DATA_F1_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_249__MR10_DATA_F1_0_WIDTH                         17U
+#define LPDDR4__MR10_DATA_F1_0__REG DENALI_CTL_249
+#define LPDDR4__MR10_DATA_F1_0__FLD LPDDR4__DENALI_CTL_249__MR10_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_250_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_250_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_250__MR10_DATA_F2_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_250__MR10_DATA_F2_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_250__MR10_DATA_F2_0_WIDTH                         17U
+#define LPDDR4__MR10_DATA_F2_0__REG DENALI_CTL_250
+#define LPDDR4__MR10_DATA_F2_0__FLD LPDDR4__DENALI_CTL_250__MR10_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_251_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_251_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_251__MR10_DATA_F0_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_251__MR10_DATA_F0_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_251__MR10_DATA_F0_1_WIDTH                         17U
+#define LPDDR4__MR10_DATA_F0_1__REG DENALI_CTL_251
+#define LPDDR4__MR10_DATA_F0_1__FLD LPDDR4__DENALI_CTL_251__MR10_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_252_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_252_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_252__MR10_DATA_F1_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_252__MR10_DATA_F1_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_252__MR10_DATA_F1_1_WIDTH                         17U
+#define LPDDR4__MR10_DATA_F1_1__REG DENALI_CTL_252
+#define LPDDR4__MR10_DATA_F1_1__FLD LPDDR4__DENALI_CTL_252__MR10_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_253_READ_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_253_WRITE_MASK                            0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_253__MR10_DATA_F2_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_253__MR10_DATA_F2_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_253__MR10_DATA_F2_1_WIDTH                         17U
+#define LPDDR4__MR10_DATA_F2_1__REG DENALI_CTL_253
+#define LPDDR4__MR10_DATA_F2_1__FLD LPDDR4__DENALI_CTL_253__MR10_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_253__MR11_DATA_F0_0_MASK                  0xFF000000U
+#define LPDDR4__DENALI_CTL_253__MR11_DATA_F0_0_SHIFT                         24U
+#define LPDDR4__DENALI_CTL_253__MR11_DATA_F0_0_WIDTH                          8U
+#define LPDDR4__MR11_DATA_F0_0__REG DENALI_CTL_253
+#define LPDDR4__MR11_DATA_F0_0__FLD LPDDR4__DENALI_CTL_253__MR11_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_254_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_254_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F1_0_MASK                  0x000000FFU
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F1_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F1_0_WIDTH                          8U
+#define LPDDR4__MR11_DATA_F1_0__REG DENALI_CTL_254
+#define LPDDR4__MR11_DATA_F1_0__FLD LPDDR4__DENALI_CTL_254__MR11_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F2_0_MASK                  0x0000FF00U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F2_0_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F2_0_WIDTH                          8U
+#define LPDDR4__MR11_DATA_F2_0__REG DENALI_CTL_254
+#define LPDDR4__MR11_DATA_F2_0__FLD LPDDR4__DENALI_CTL_254__MR11_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F0_1_MASK                  0x00FF0000U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F0_1_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F0_1_WIDTH                          8U
+#define LPDDR4__MR11_DATA_F0_1__REG DENALI_CTL_254
+#define LPDDR4__MR11_DATA_F0_1__FLD LPDDR4__DENALI_CTL_254__MR11_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F1_1_MASK                  0xFF000000U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F1_1_SHIFT                         24U
+#define LPDDR4__DENALI_CTL_254__MR11_DATA_F1_1_WIDTH                          8U
+#define LPDDR4__MR11_DATA_F1_1__REG DENALI_CTL_254
+#define LPDDR4__MR11_DATA_F1_1__FLD LPDDR4__DENALI_CTL_254__MR11_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_255_READ_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_255_WRITE_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_255__MR11_DATA_F2_1_MASK                  0x000000FFU
+#define LPDDR4__DENALI_CTL_255__MR11_DATA_F2_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_255__MR11_DATA_F2_1_WIDTH                          8U
+#define LPDDR4__MR11_DATA_F2_1__REG DENALI_CTL_255
+#define LPDDR4__MR11_DATA_F2_1__FLD LPDDR4__DENALI_CTL_255__MR11_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_255__MR12_DATA_F0_0_MASK                  0x01FFFF00U
+#define LPDDR4__DENALI_CTL_255__MR12_DATA_F0_0_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_255__MR12_DATA_F0_0_WIDTH                         17U
+#define LPDDR4__MR12_DATA_F0_0__REG DENALI_CTL_255
+#define LPDDR4__MR12_DATA_F0_0__FLD LPDDR4__DENALI_CTL_255__MR12_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_256_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_256_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_256__MR12_DATA_F1_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_256__MR12_DATA_F1_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_256__MR12_DATA_F1_0_WIDTH                         17U
+#define LPDDR4__MR12_DATA_F1_0__REG DENALI_CTL_256
+#define LPDDR4__MR12_DATA_F1_0__FLD LPDDR4__DENALI_CTL_256__MR12_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_257_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_257_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_257__MR12_DATA_F2_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_257__MR12_DATA_F2_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_257__MR12_DATA_F2_0_WIDTH                         17U
+#define LPDDR4__MR12_DATA_F2_0__REG DENALI_CTL_257
+#define LPDDR4__MR12_DATA_F2_0__FLD LPDDR4__DENALI_CTL_257__MR12_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_258_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_258_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_258__MR12_DATA_F0_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_258__MR12_DATA_F0_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_258__MR12_DATA_F0_1_WIDTH                         17U
+#define LPDDR4__MR12_DATA_F0_1__REG DENALI_CTL_258
+#define LPDDR4__MR12_DATA_F0_1__FLD LPDDR4__DENALI_CTL_258__MR12_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_259_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_259_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_259__MR12_DATA_F1_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_259__MR12_DATA_F1_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_259__MR12_DATA_F1_1_WIDTH                         17U
+#define LPDDR4__MR12_DATA_F1_1__REG DENALI_CTL_259
+#define LPDDR4__MR12_DATA_F1_1__FLD LPDDR4__DENALI_CTL_259__MR12_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_260_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_260_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_260__MR12_DATA_F2_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_260__MR12_DATA_F2_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_260__MR12_DATA_F2_1_WIDTH                         17U
+#define LPDDR4__MR12_DATA_F2_1__REG DENALI_CTL_260
+#define LPDDR4__MR12_DATA_F2_1__FLD LPDDR4__DENALI_CTL_260__MR12_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_261_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_261_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_261__MR13_DATA_0_MASK                     0x0001FFFFU
+#define LPDDR4__DENALI_CTL_261__MR13_DATA_0_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_261__MR13_DATA_0_WIDTH                            17U
+#define LPDDR4__MR13_DATA_0__REG DENALI_CTL_261
+#define LPDDR4__MR13_DATA_0__FLD LPDDR4__DENALI_CTL_261__MR13_DATA_0
+
+#define LPDDR4__DENALI_CTL_262_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_262_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_262__MR13_DATA_1_MASK                     0x0001FFFFU
+#define LPDDR4__DENALI_CTL_262__MR13_DATA_1_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_262__MR13_DATA_1_WIDTH                            17U
+#define LPDDR4__MR13_DATA_1__REG DENALI_CTL_262
+#define LPDDR4__MR13_DATA_1__FLD LPDDR4__DENALI_CTL_262__MR13_DATA_1
+
+#define LPDDR4__DENALI_CTL_263_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_263_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_263__MR14_DATA_F0_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_263__MR14_DATA_F0_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_263__MR14_DATA_F0_0_WIDTH                         17U
+#define LPDDR4__MR14_DATA_F0_0__REG DENALI_CTL_263
+#define LPDDR4__MR14_DATA_F0_0__FLD LPDDR4__DENALI_CTL_263__MR14_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_264_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_264_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_264__MR14_DATA_F1_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_264__MR14_DATA_F1_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_264__MR14_DATA_F1_0_WIDTH                         17U
+#define LPDDR4__MR14_DATA_F1_0__REG DENALI_CTL_264
+#define LPDDR4__MR14_DATA_F1_0__FLD LPDDR4__DENALI_CTL_264__MR14_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_265_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_265_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_265__MR14_DATA_F2_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_265__MR14_DATA_F2_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_265__MR14_DATA_F2_0_WIDTH                         17U
+#define LPDDR4__MR14_DATA_F2_0__REG DENALI_CTL_265
+#define LPDDR4__MR14_DATA_F2_0__FLD LPDDR4__DENALI_CTL_265__MR14_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_266_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_266_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_266__MR14_DATA_F0_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_266__MR14_DATA_F0_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_266__MR14_DATA_F0_1_WIDTH                         17U
+#define LPDDR4__MR14_DATA_F0_1__REG DENALI_CTL_266
+#define LPDDR4__MR14_DATA_F0_1__FLD LPDDR4__DENALI_CTL_266__MR14_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_267_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_267_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_267__MR14_DATA_F1_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_267__MR14_DATA_F1_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_267__MR14_DATA_F1_1_WIDTH                         17U
+#define LPDDR4__MR14_DATA_F1_1__REG DENALI_CTL_267
+#define LPDDR4__MR14_DATA_F1_1__FLD LPDDR4__DENALI_CTL_267__MR14_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_268_READ_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_268_WRITE_MASK                            0xFF01FFFFU
+#define LPDDR4__DENALI_CTL_268__MR14_DATA_F2_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_268__MR14_DATA_F2_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_268__MR14_DATA_F2_1_WIDTH                         17U
+#define LPDDR4__MR14_DATA_F2_1__REG DENALI_CTL_268
+#define LPDDR4__MR14_DATA_F2_1__FLD LPDDR4__DENALI_CTL_268__MR14_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_268__MR16_DATA_0_MASK                     0xFF000000U
+#define LPDDR4__DENALI_CTL_268__MR16_DATA_0_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_268__MR16_DATA_0_WIDTH                             8U
+#define LPDDR4__MR16_DATA_0__REG DENALI_CTL_268
+#define LPDDR4__MR16_DATA_0__FLD LPDDR4__DENALI_CTL_268__MR16_DATA_0
+
+#define LPDDR4__DENALI_CTL_269_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_269_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_269__MR16_DATA_1_MASK                     0x000000FFU
+#define LPDDR4__DENALI_CTL_269__MR16_DATA_1_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_269__MR16_DATA_1_WIDTH                             8U
+#define LPDDR4__MR16_DATA_1__REG DENALI_CTL_269
+#define LPDDR4__MR16_DATA_1__FLD LPDDR4__DENALI_CTL_269__MR16_DATA_1
+
+#define LPDDR4__DENALI_CTL_269__MR17_DATA_0_MASK                     0x0000FF00U
+#define LPDDR4__DENALI_CTL_269__MR17_DATA_0_SHIFT                             8U
+#define LPDDR4__DENALI_CTL_269__MR17_DATA_0_WIDTH                             8U
+#define LPDDR4__MR17_DATA_0__REG DENALI_CTL_269
+#define LPDDR4__MR17_DATA_0__FLD LPDDR4__DENALI_CTL_269__MR17_DATA_0
+
+#define LPDDR4__DENALI_CTL_269__MR17_DATA_1_MASK                     0x00FF0000U
+#define LPDDR4__DENALI_CTL_269__MR17_DATA_1_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_269__MR17_DATA_1_WIDTH                             8U
+#define LPDDR4__MR17_DATA_1__REG DENALI_CTL_269
+#define LPDDR4__MR17_DATA_1__FLD LPDDR4__DENALI_CTL_269__MR17_DATA_1
+
+#define LPDDR4__DENALI_CTL_269__MR20_DATA_0_MASK                     0xFF000000U
+#define LPDDR4__DENALI_CTL_269__MR20_DATA_0_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_269__MR20_DATA_0_WIDTH                             8U
+#define LPDDR4__MR20_DATA_0__REG DENALI_CTL_269
+#define LPDDR4__MR20_DATA_0__FLD LPDDR4__DENALI_CTL_269__MR20_DATA_0
+
+#define LPDDR4__DENALI_CTL_270_READ_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_270_WRITE_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_CTL_270__MR20_DATA_1_MASK                     0x000000FFU
+#define LPDDR4__DENALI_CTL_270__MR20_DATA_1_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_270__MR20_DATA_1_WIDTH                             8U
+#define LPDDR4__MR20_DATA_1__REG DENALI_CTL_270
+#define LPDDR4__MR20_DATA_1__FLD LPDDR4__DENALI_CTL_270__MR20_DATA_1
+
+#define LPDDR4__DENALI_CTL_270__MR22_DATA_F0_0_MASK                  0x01FFFF00U
+#define LPDDR4__DENALI_CTL_270__MR22_DATA_F0_0_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_270__MR22_DATA_F0_0_WIDTH                         17U
+#define LPDDR4__MR22_DATA_F0_0__REG DENALI_CTL_270
+#define LPDDR4__MR22_DATA_F0_0__FLD LPDDR4__DENALI_CTL_270__MR22_DATA_F0_0
+
+#define LPDDR4__DENALI_CTL_271_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_271_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_271__MR22_DATA_F1_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_271__MR22_DATA_F1_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_271__MR22_DATA_F1_0_WIDTH                         17U
+#define LPDDR4__MR22_DATA_F1_0__REG DENALI_CTL_271
+#define LPDDR4__MR22_DATA_F1_0__FLD LPDDR4__DENALI_CTL_271__MR22_DATA_F1_0
+
+#define LPDDR4__DENALI_CTL_272_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_272_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_272__MR22_DATA_F2_0_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_272__MR22_DATA_F2_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_272__MR22_DATA_F2_0_WIDTH                         17U
+#define LPDDR4__MR22_DATA_F2_0__REG DENALI_CTL_272
+#define LPDDR4__MR22_DATA_F2_0__FLD LPDDR4__DENALI_CTL_272__MR22_DATA_F2_0
+
+#define LPDDR4__DENALI_CTL_273_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_273_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_273__MR22_DATA_F0_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_273__MR22_DATA_F0_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_273__MR22_DATA_F0_1_WIDTH                         17U
+#define LPDDR4__MR22_DATA_F0_1__REG DENALI_CTL_273
+#define LPDDR4__MR22_DATA_F0_1__FLD LPDDR4__DENALI_CTL_273__MR22_DATA_F0_1
+
+#define LPDDR4__DENALI_CTL_274_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_274_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_274__MR22_DATA_F1_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_274__MR22_DATA_F1_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_274__MR22_DATA_F1_1_WIDTH                         17U
+#define LPDDR4__MR22_DATA_F1_1__REG DENALI_CTL_274
+#define LPDDR4__MR22_DATA_F1_1__FLD LPDDR4__DENALI_CTL_274__MR22_DATA_F1_1
+
+#define LPDDR4__DENALI_CTL_275_READ_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_CTL_275_WRITE_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_CTL_275__MR22_DATA_F2_1_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_CTL_275__MR22_DATA_F2_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_275__MR22_DATA_F2_1_WIDTH                         17U
+#define LPDDR4__MR22_DATA_F2_1__REG DENALI_CTL_275
+#define LPDDR4__MR22_DATA_F2_1__FLD LPDDR4__DENALI_CTL_275__MR22_DATA_F2_1
+
+#define LPDDR4__DENALI_CTL_276_READ_MASK                             0x0101FFFFU
+#define LPDDR4__DENALI_CTL_276_WRITE_MASK                            0x0101FFFFU
+#define LPDDR4__DENALI_CTL_276__MR23_DATA_MASK                       0x0001FFFFU
+#define LPDDR4__DENALI_CTL_276__MR23_DATA_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_276__MR23_DATA_WIDTH                              17U
+#define LPDDR4__MR23_DATA__REG DENALI_CTL_276
+#define LPDDR4__MR23_DATA__FLD LPDDR4__DENALI_CTL_276__MR23_DATA
+
+#define LPDDR4__DENALI_CTL_276__MR_FSP_DATA_VALID_F0_MASK            0x01000000U
+#define LPDDR4__DENALI_CTL_276__MR_FSP_DATA_VALID_F0_SHIFT                   24U
+#define LPDDR4__DENALI_CTL_276__MR_FSP_DATA_VALID_F0_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_276__MR_FSP_DATA_VALID_F0_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_276__MR_FSP_DATA_VALID_F0_WOSET                    0U
+#define LPDDR4__MR_FSP_DATA_VALID_F0__REG DENALI_CTL_276
+#define LPDDR4__MR_FSP_DATA_VALID_F0__FLD LPDDR4__DENALI_CTL_276__MR_FSP_DATA_VALID_F0
+
+#define LPDDR4__DENALI_CTL_277_READ_MASK                             0x01010101U
+#define LPDDR4__DENALI_CTL_277_WRITE_MASK                            0x01010101U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F1_MASK            0x00000001U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F1_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F1_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F1_WOSET                    0U
+#define LPDDR4__MR_FSP_DATA_VALID_F1__REG DENALI_CTL_277
+#define LPDDR4__MR_FSP_DATA_VALID_F1__FLD LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F1
+
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F2_MASK            0x00000100U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F2_SHIFT                    8U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F2_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F2_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F2_WOSET                    0U
+#define LPDDR4__MR_FSP_DATA_VALID_F2__REG DENALI_CTL_277
+#define LPDDR4__MR_FSP_DATA_VALID_F2__FLD LPDDR4__DENALI_CTL_277__MR_FSP_DATA_VALID_F2
+
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_ACTIVE_MASK           0x00010000U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_ACTIVE_SHIFT                  16U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_ACTIVE_WIDTH                   1U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_ACTIVE_WOCLR                   0U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_ACTIVE_WOSET                   0U
+#define LPDDR4__DFS_FSP_INSYNC_ACTIVE__REG DENALI_CTL_277
+#define LPDDR4__DFS_FSP_INSYNC_ACTIVE__FLD LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_ACTIVE
+
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_INACTIVE_MASK         0x01000000U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_INACTIVE_SHIFT                24U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_INACTIVE_WIDTH                 1U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_INACTIVE_WOCLR                 0U
+#define LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_INACTIVE_WOSET                 0U
+#define LPDDR4__DFS_FSP_INSYNC_INACTIVE__REG DENALI_CTL_277
+#define LPDDR4__DFS_FSP_INSYNC_INACTIVE__FLD LPDDR4__DENALI_CTL_277__DFS_FSP_INSYNC_INACTIVE
+
+#define LPDDR4__DENALI_CTL_278_READ_MASK                             0x01010101U
+#define LPDDR4__DENALI_CTL_278_WRITE_MASK                            0x01010101U
+#define LPDDR4__DENALI_CTL_278__FSP_PHY_UPDATE_MRW_MASK              0x00000001U
+#define LPDDR4__DENALI_CTL_278__FSP_PHY_UPDATE_MRW_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_278__FSP_PHY_UPDATE_MRW_WIDTH                      1U
+#define LPDDR4__DENALI_CTL_278__FSP_PHY_UPDATE_MRW_WOCLR                      0U
+#define LPDDR4__DENALI_CTL_278__FSP_PHY_UPDATE_MRW_WOSET                      0U
+#define LPDDR4__FSP_PHY_UPDATE_MRW__REG DENALI_CTL_278
+#define LPDDR4__FSP_PHY_UPDATE_MRW__FLD LPDDR4__DENALI_CTL_278__FSP_PHY_UPDATE_MRW
+
+#define LPDDR4__DENALI_CTL_278__DFS_ALWAYS_WRITE_FSP_MASK            0x00000100U
+#define LPDDR4__DENALI_CTL_278__DFS_ALWAYS_WRITE_FSP_SHIFT                    8U
+#define LPDDR4__DENALI_CTL_278__DFS_ALWAYS_WRITE_FSP_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_278__DFS_ALWAYS_WRITE_FSP_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_278__DFS_ALWAYS_WRITE_FSP_WOSET                    0U
+#define LPDDR4__DFS_ALWAYS_WRITE_FSP__REG DENALI_CTL_278
+#define LPDDR4__DFS_ALWAYS_WRITE_FSP__FLD LPDDR4__DENALI_CTL_278__DFS_ALWAYS_WRITE_FSP
+
+#define LPDDR4__DENALI_CTL_278__FSP_STATUS_MASK                      0x00010000U
+#define LPDDR4__DENALI_CTL_278__FSP_STATUS_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_278__FSP_STATUS_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_278__FSP_STATUS_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_278__FSP_STATUS_WOSET                              0U
+#define LPDDR4__FSP_STATUS__REG DENALI_CTL_278
+#define LPDDR4__FSP_STATUS__FLD LPDDR4__DENALI_CTL_278__FSP_STATUS
+
+#define LPDDR4__DENALI_CTL_278__FSP_OP_CURRENT_MASK                  0x01000000U
+#define LPDDR4__DENALI_CTL_278__FSP_OP_CURRENT_SHIFT                         24U
+#define LPDDR4__DENALI_CTL_278__FSP_OP_CURRENT_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_278__FSP_OP_CURRENT_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_278__FSP_OP_CURRENT_WOSET                          0U
+#define LPDDR4__FSP_OP_CURRENT__REG DENALI_CTL_278
+#define LPDDR4__FSP_OP_CURRENT__FLD LPDDR4__DENALI_CTL_278__FSP_OP_CURRENT
+
+#define LPDDR4__DENALI_CTL_279_READ_MASK                             0x03010101U
+#define LPDDR4__DENALI_CTL_279_WRITE_MASK                            0x03010101U
+#define LPDDR4__DENALI_CTL_279__FSP_WR_CURRENT_MASK                  0x00000001U
+#define LPDDR4__DENALI_CTL_279__FSP_WR_CURRENT_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_279__FSP_WR_CURRENT_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_279__FSP_WR_CURRENT_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_279__FSP_WR_CURRENT_WOSET                          0U
+#define LPDDR4__FSP_WR_CURRENT__REG DENALI_CTL_279
+#define LPDDR4__FSP_WR_CURRENT__FLD LPDDR4__DENALI_CTL_279__FSP_WR_CURRENT
+
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_VALID_MASK                  0x00000100U
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_VALID_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_VALID_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_VALID_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_VALID_WOSET                          0U
+#define LPDDR4__FSP0_FRC_VALID__REG DENALI_CTL_279
+#define LPDDR4__FSP0_FRC_VALID__FLD LPDDR4__DENALI_CTL_279__FSP0_FRC_VALID
+
+#define LPDDR4__DENALI_CTL_279__FSP1_FRC_VALID_MASK                  0x00010000U
+#define LPDDR4__DENALI_CTL_279__FSP1_FRC_VALID_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_279__FSP1_FRC_VALID_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_279__FSP1_FRC_VALID_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_279__FSP1_FRC_VALID_WOSET                          0U
+#define LPDDR4__FSP1_FRC_VALID__REG DENALI_CTL_279
+#define LPDDR4__FSP1_FRC_VALID__FLD LPDDR4__DENALI_CTL_279__FSP1_FRC_VALID
+
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_MASK                        0x03000000U
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_SHIFT                               24U
+#define LPDDR4__DENALI_CTL_279__FSP0_FRC_WIDTH                                2U
+#define LPDDR4__FSP0_FRC__REG DENALI_CTL_279
+#define LPDDR4__FSP0_FRC__FLD LPDDR4__DENALI_CTL_279__FSP0_FRC
+
+#define LPDDR4__DENALI_CTL_280_READ_MASK                             0x3F030003U
+#define LPDDR4__DENALI_CTL_280_WRITE_MASK                            0x3F030003U
+#define LPDDR4__DENALI_CTL_280__FSP1_FRC_MASK                        0x00000003U
+#define LPDDR4__DENALI_CTL_280__FSP1_FRC_SHIFT                                0U
+#define LPDDR4__DENALI_CTL_280__FSP1_FRC_WIDTH                                2U
+#define LPDDR4__FSP1_FRC__REG DENALI_CTL_280
+#define LPDDR4__FSP1_FRC__FLD LPDDR4__DENALI_CTL_280__FSP1_FRC
+
+#define LPDDR4__DENALI_CTL_280__BIST_GO_MASK                         0x00000100U
+#define LPDDR4__DENALI_CTL_280__BIST_GO_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_280__BIST_GO_WIDTH                                 1U
+#define LPDDR4__DENALI_CTL_280__BIST_GO_WOCLR                                 0U
+#define LPDDR4__DENALI_CTL_280__BIST_GO_WOSET                                 0U
+#define LPDDR4__BIST_GO__REG DENALI_CTL_280
+#define LPDDR4__BIST_GO__FLD LPDDR4__DENALI_CTL_280__BIST_GO
+
+#define LPDDR4__DENALI_CTL_280__BIST_RESULT_MASK                     0x00030000U
+#define LPDDR4__DENALI_CTL_280__BIST_RESULT_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_280__BIST_RESULT_WIDTH                             2U
+#define LPDDR4__BIST_RESULT__REG DENALI_CTL_280
+#define LPDDR4__BIST_RESULT__FLD LPDDR4__DENALI_CTL_280__BIST_RESULT
+
+#define LPDDR4__DENALI_CTL_280__ADDR_SPACE_MASK                      0x3F000000U
+#define LPDDR4__DENALI_CTL_280__ADDR_SPACE_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_280__ADDR_SPACE_WIDTH                              6U
+#define LPDDR4__ADDR_SPACE__REG DENALI_CTL_280
+#define LPDDR4__ADDR_SPACE__FLD LPDDR4__DENALI_CTL_280__ADDR_SPACE
+
+#define LPDDR4__DENALI_CTL_281_READ_MASK                             0x00000101U
+#define LPDDR4__DENALI_CTL_281_WRITE_MASK                            0x00000101U
+#define LPDDR4__DENALI_CTL_281__BIST_DATA_CHECK_MASK                 0x00000001U
+#define LPDDR4__DENALI_CTL_281__BIST_DATA_CHECK_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_281__BIST_DATA_CHECK_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_281__BIST_DATA_CHECK_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_281__BIST_DATA_CHECK_WOSET                         0U
+#define LPDDR4__BIST_DATA_CHECK__REG DENALI_CTL_281
+#define LPDDR4__BIST_DATA_CHECK__FLD LPDDR4__DENALI_CTL_281__BIST_DATA_CHECK
+
+#define LPDDR4__DENALI_CTL_281__BIST_ADDR_CHECK_MASK                 0x00000100U
+#define LPDDR4__DENALI_CTL_281__BIST_ADDR_CHECK_SHIFT                         8U
+#define LPDDR4__DENALI_CTL_281__BIST_ADDR_CHECK_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_281__BIST_ADDR_CHECK_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_281__BIST_ADDR_CHECK_WOSET                         0U
+#define LPDDR4__BIST_ADDR_CHECK__REG DENALI_CTL_281
+#define LPDDR4__BIST_ADDR_CHECK__FLD LPDDR4__DENALI_CTL_281__BIST_ADDR_CHECK
+
+#define LPDDR4__DENALI_CTL_282_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_282_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_282__BIST_START_ADDRESS_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_282__BIST_START_ADDRESS_0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_282__BIST_START_ADDRESS_0_WIDTH                   32U
+#define LPDDR4__BIST_START_ADDRESS_0__REG DENALI_CTL_282
+#define LPDDR4__BIST_START_ADDRESS_0__FLD LPDDR4__DENALI_CTL_282__BIST_START_ADDRESS_0
+
+#define LPDDR4__DENALI_CTL_283_READ_MASK                             0x00000001U
+#define LPDDR4__DENALI_CTL_283_WRITE_MASK                            0x00000001U
+#define LPDDR4__DENALI_CTL_283__BIST_START_ADDRESS_1_MASK            0x00000001U
+#define LPDDR4__DENALI_CTL_283__BIST_START_ADDRESS_1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_283__BIST_START_ADDRESS_1_WIDTH                    1U
+#define LPDDR4__DENALI_CTL_283__BIST_START_ADDRESS_1_WOCLR                    0U
+#define LPDDR4__DENALI_CTL_283__BIST_START_ADDRESS_1_WOSET                    0U
+#define LPDDR4__BIST_START_ADDRESS_1__REG DENALI_CTL_283
+#define LPDDR4__BIST_START_ADDRESS_1__FLD LPDDR4__DENALI_CTL_283__BIST_START_ADDRESS_1
+
+#define LPDDR4__DENALI_CTL_284_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_284_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_284__BIST_DATA_MASK_MASK                  0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_284__BIST_DATA_MASK_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_284__BIST_DATA_MASK_WIDTH                         32U
+#define LPDDR4__BIST_DATA_MASK__REG DENALI_CTL_284
+#define LPDDR4__BIST_DATA_MASK__FLD LPDDR4__DENALI_CTL_284__BIST_DATA_MASK
+
+#define LPDDR4__DENALI_CTL_285_READ_MASK                             0x00000007U
+#define LPDDR4__DENALI_CTL_285_WRITE_MASK                            0x00000007U
+#define LPDDR4__DENALI_CTL_285__BIST_TEST_MODE_MASK                  0x00000007U
+#define LPDDR4__DENALI_CTL_285__BIST_TEST_MODE_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_285__BIST_TEST_MODE_WIDTH                          3U
+#define LPDDR4__BIST_TEST_MODE__REG DENALI_CTL_285
+#define LPDDR4__BIST_TEST_MODE__FLD LPDDR4__DENALI_CTL_285__BIST_TEST_MODE
+
+#define LPDDR4__DENALI_CTL_286_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_286_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_286__BIST_DATA_PATTERN_0_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_286__BIST_DATA_PATTERN_0_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_286__BIST_DATA_PATTERN_0_WIDTH                    32U
+#define LPDDR4__BIST_DATA_PATTERN_0__REG DENALI_CTL_286
+#define LPDDR4__BIST_DATA_PATTERN_0__FLD LPDDR4__DENALI_CTL_286__BIST_DATA_PATTERN_0
+
+#define LPDDR4__DENALI_CTL_287_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_287_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_287__BIST_DATA_PATTERN_1_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_287__BIST_DATA_PATTERN_1_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_287__BIST_DATA_PATTERN_1_WIDTH                    32U
+#define LPDDR4__BIST_DATA_PATTERN_1__REG DENALI_CTL_287
+#define LPDDR4__BIST_DATA_PATTERN_1__FLD LPDDR4__DENALI_CTL_287__BIST_DATA_PATTERN_1
+
+#define LPDDR4__DENALI_CTL_288_READ_MASK                             0x000FFF01U
+#define LPDDR4__DENALI_CTL_288_WRITE_MASK                            0x000FFF01U
+#define LPDDR4__DENALI_CTL_288__BIST_RET_STATE_MASK                  0x00000001U
+#define LPDDR4__DENALI_CTL_288__BIST_RET_STATE_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_288__BIST_RET_STATE_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_288__BIST_RET_STATE_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_288__BIST_RET_STATE_WOSET                          0U
+#define LPDDR4__BIST_RET_STATE__REG DENALI_CTL_288
+#define LPDDR4__BIST_RET_STATE__FLD LPDDR4__DENALI_CTL_288__BIST_RET_STATE
+
+#define LPDDR4__DENALI_CTL_288__BIST_ERR_STOP_MASK                   0x000FFF00U
+#define LPDDR4__DENALI_CTL_288__BIST_ERR_STOP_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_288__BIST_ERR_STOP_WIDTH                          12U
+#define LPDDR4__BIST_ERR_STOP__REG DENALI_CTL_288
+#define LPDDR4__BIST_ERR_STOP__FLD LPDDR4__DENALI_CTL_288__BIST_ERR_STOP
+
+#define LPDDR4__DENALI_CTL_289_READ_MASK                             0x1F000FFFU
+#define LPDDR4__DENALI_CTL_289_WRITE_MASK                            0x1F000FFFU
+#define LPDDR4__DENALI_CTL_289__BIST_ERR_COUNT_MASK                  0x00000FFFU
+#define LPDDR4__DENALI_CTL_289__BIST_ERR_COUNT_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_289__BIST_ERR_COUNT_WIDTH                         12U
+#define LPDDR4__BIST_ERR_COUNT__REG DENALI_CTL_289
+#define LPDDR4__BIST_ERR_COUNT__FLD LPDDR4__DENALI_CTL_289__BIST_ERR_COUNT
+
+#define LPDDR4__DENALI_CTL_289__BIST_RET_STATE_EXIT_MASK             0x00010000U
+#define LPDDR4__DENALI_CTL_289__BIST_RET_STATE_EXIT_SHIFT                    16U
+#define LPDDR4__DENALI_CTL_289__BIST_RET_STATE_EXIT_WIDTH                     1U
+#define LPDDR4__DENALI_CTL_289__BIST_RET_STATE_EXIT_WOCLR                     0U
+#define LPDDR4__DENALI_CTL_289__BIST_RET_STATE_EXIT_WOSET                     0U
+#define LPDDR4__BIST_RET_STATE_EXIT__REG DENALI_CTL_289
+#define LPDDR4__BIST_RET_STATE_EXIT__FLD LPDDR4__DENALI_CTL_289__BIST_RET_STATE_EXIT
+
+#define LPDDR4__DENALI_CTL_289__LONG_COUNT_MASK_MASK                 0x1F000000U
+#define LPDDR4__DENALI_CTL_289__LONG_COUNT_MASK_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_289__LONG_COUNT_MASK_WIDTH                         5U
+#define LPDDR4__LONG_COUNT_MASK__REG DENALI_CTL_289
+#define LPDDR4__LONG_COUNT_MASK__FLD LPDDR4__DENALI_CTL_289__LONG_COUNT_MASK
+
+#define LPDDR4__DENALI_CTL_290_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_290_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_290__AREF_NORM_THRESHOLD_MASK             0x0000001FU
+#define LPDDR4__DENALI_CTL_290__AREF_NORM_THRESHOLD_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_290__AREF_NORM_THRESHOLD_WIDTH                     5U
+#define LPDDR4__AREF_NORM_THRESHOLD__REG DENALI_CTL_290
+#define LPDDR4__AREF_NORM_THRESHOLD__FLD LPDDR4__DENALI_CTL_290__AREF_NORM_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_290__AREF_HIGH_THRESHOLD_MASK             0x00001F00U
+#define LPDDR4__DENALI_CTL_290__AREF_HIGH_THRESHOLD_SHIFT                     8U
+#define LPDDR4__DENALI_CTL_290__AREF_HIGH_THRESHOLD_WIDTH                     5U
+#define LPDDR4__AREF_HIGH_THRESHOLD__REG DENALI_CTL_290
+#define LPDDR4__AREF_HIGH_THRESHOLD__FLD LPDDR4__DENALI_CTL_290__AREF_HIGH_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_290__AREF_MAX_DEFICIT_MASK                0x001F0000U
+#define LPDDR4__DENALI_CTL_290__AREF_MAX_DEFICIT_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_290__AREF_MAX_DEFICIT_WIDTH                        5U
+#define LPDDR4__AREF_MAX_DEFICIT__REG DENALI_CTL_290
+#define LPDDR4__AREF_MAX_DEFICIT__FLD LPDDR4__DENALI_CTL_290__AREF_MAX_DEFICIT
+
+#define LPDDR4__DENALI_CTL_290__AREF_MAX_CREDIT_MASK                 0x1F000000U
+#define LPDDR4__DENALI_CTL_290__AREF_MAX_CREDIT_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_290__AREF_MAX_CREDIT_WIDTH                         5U
+#define LPDDR4__AREF_MAX_CREDIT__REG DENALI_CTL_290
+#define LPDDR4__AREF_MAX_CREDIT__FLD LPDDR4__DENALI_CTL_290__AREF_MAX_CREDIT
+
+#define LPDDR4__DENALI_CTL_291_READ_MASK                             0xFFFF070FU
+#define LPDDR4__DENALI_CTL_291_WRITE_MASK                            0xFFFF070FU
+#define LPDDR4__DENALI_CTL_291__AREF_CMD_MAX_PER_TREFI_MASK          0x0000000FU
+#define LPDDR4__DENALI_CTL_291__AREF_CMD_MAX_PER_TREFI_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_291__AREF_CMD_MAX_PER_TREFI_WIDTH                  4U
+#define LPDDR4__AREF_CMD_MAX_PER_TREFI__REG DENALI_CTL_291
+#define LPDDR4__AREF_CMD_MAX_PER_TREFI__FLD LPDDR4__DENALI_CTL_291__AREF_CMD_MAX_PER_TREFI
+
+#define LPDDR4__DENALI_CTL_291__ZQCS_OPT_THRESHOLD_MASK              0x00000700U
+#define LPDDR4__DENALI_CTL_291__ZQCS_OPT_THRESHOLD_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_291__ZQCS_OPT_THRESHOLD_WIDTH                      3U
+#define LPDDR4__ZQCS_OPT_THRESHOLD__REG DENALI_CTL_291
+#define LPDDR4__ZQCS_OPT_THRESHOLD__FLD LPDDR4__DENALI_CTL_291__ZQCS_OPT_THRESHOLD
+
+#define LPDDR4__DENALI_CTL_291__ZQ_CALSTART_NORM_THRESHOLD_F0_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_291__ZQ_CALSTART_NORM_THRESHOLD_F0_SHIFT          16U
+#define LPDDR4__DENALI_CTL_291__ZQ_CALSTART_NORM_THRESHOLD_F0_WIDTH          16U
+#define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F0__REG DENALI_CTL_291
+#define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_291__ZQ_CALSTART_NORM_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_292_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_292_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_292__ZQ_CALSTART_HIGH_THRESHOLD_F0_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_292__ZQ_CALSTART_HIGH_THRESHOLD_F0_SHIFT           0U
+#define LPDDR4__DENALI_CTL_292__ZQ_CALSTART_HIGH_THRESHOLD_F0_WIDTH          16U
+#define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F0__REG DENALI_CTL_292
+#define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_292__ZQ_CALSTART_HIGH_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_292__ZQ_CALLATCH_HIGH_THRESHOLD_F0_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_292__ZQ_CALLATCH_HIGH_THRESHOLD_F0_SHIFT          16U
+#define LPDDR4__DENALI_CTL_292__ZQ_CALLATCH_HIGH_THRESHOLD_F0_WIDTH          16U
+#define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F0__REG DENALI_CTL_292
+#define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_292__ZQ_CALLATCH_HIGH_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_293_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_293_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_293__ZQ_CS_NORM_THRESHOLD_F0_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_293__ZQ_CS_NORM_THRESHOLD_F0_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_293__ZQ_CS_NORM_THRESHOLD_F0_WIDTH                16U
+#define LPDDR4__ZQ_CS_NORM_THRESHOLD_F0__REG DENALI_CTL_293
+#define LPDDR4__ZQ_CS_NORM_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_293__ZQ_CS_NORM_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_293__ZQ_CS_HIGH_THRESHOLD_F0_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_293__ZQ_CS_HIGH_THRESHOLD_F0_SHIFT                16U
+#define LPDDR4__DENALI_CTL_293__ZQ_CS_HIGH_THRESHOLD_F0_WIDTH                16U
+#define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F0__REG DENALI_CTL_293
+#define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_293__ZQ_CS_HIGH_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_294_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_294_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_294__ZQ_CALSTART_TIMEOUT_F0_MASK          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_294__ZQ_CALSTART_TIMEOUT_F0_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_294__ZQ_CALSTART_TIMEOUT_F0_WIDTH                 16U
+#define LPDDR4__ZQ_CALSTART_TIMEOUT_F0__REG DENALI_CTL_294
+#define LPDDR4__ZQ_CALSTART_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_294__ZQ_CALSTART_TIMEOUT_F0
+
+#define LPDDR4__DENALI_CTL_294__ZQ_CALLATCH_TIMEOUT_F0_MASK          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_294__ZQ_CALLATCH_TIMEOUT_F0_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_294__ZQ_CALLATCH_TIMEOUT_F0_WIDTH                 16U
+#define LPDDR4__ZQ_CALLATCH_TIMEOUT_F0__REG DENALI_CTL_294
+#define LPDDR4__ZQ_CALLATCH_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_294__ZQ_CALLATCH_TIMEOUT_F0
+
+#define LPDDR4__DENALI_CTL_295_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_295_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_295__ZQ_CS_TIMEOUT_F0_MASK                0x0000FFFFU
+#define LPDDR4__DENALI_CTL_295__ZQ_CS_TIMEOUT_F0_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_295__ZQ_CS_TIMEOUT_F0_WIDTH                       16U
+#define LPDDR4__ZQ_CS_TIMEOUT_F0__REG DENALI_CTL_295
+#define LPDDR4__ZQ_CS_TIMEOUT_F0__FLD LPDDR4__DENALI_CTL_295__ZQ_CS_TIMEOUT_F0
+
+#define LPDDR4__DENALI_CTL_295__ZQ_PROMOTE_THRESHOLD_F0_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_295__ZQ_PROMOTE_THRESHOLD_F0_SHIFT                16U
+#define LPDDR4__DENALI_CTL_295__ZQ_PROMOTE_THRESHOLD_F0_WIDTH                16U
+#define LPDDR4__ZQ_PROMOTE_THRESHOLD_F0__REG DENALI_CTL_295
+#define LPDDR4__ZQ_PROMOTE_THRESHOLD_F0__FLD LPDDR4__DENALI_CTL_295__ZQ_PROMOTE_THRESHOLD_F0
+
+#define LPDDR4__DENALI_CTL_296_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_296_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_296__ZQ_CALSTART_NORM_THRESHOLD_F1_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_296__ZQ_CALSTART_NORM_THRESHOLD_F1_SHIFT           0U
+#define LPDDR4__DENALI_CTL_296__ZQ_CALSTART_NORM_THRESHOLD_F1_WIDTH          16U
+#define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F1__REG DENALI_CTL_296
+#define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_296__ZQ_CALSTART_NORM_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_296__ZQ_CALSTART_HIGH_THRESHOLD_F1_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_296__ZQ_CALSTART_HIGH_THRESHOLD_F1_SHIFT          16U
+#define LPDDR4__DENALI_CTL_296__ZQ_CALSTART_HIGH_THRESHOLD_F1_WIDTH          16U
+#define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F1__REG DENALI_CTL_296
+#define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_296__ZQ_CALSTART_HIGH_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_297_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_297_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_297__ZQ_CALLATCH_HIGH_THRESHOLD_F1_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_297__ZQ_CALLATCH_HIGH_THRESHOLD_F1_SHIFT           0U
+#define LPDDR4__DENALI_CTL_297__ZQ_CALLATCH_HIGH_THRESHOLD_F1_WIDTH          16U
+#define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F1__REG DENALI_CTL_297
+#define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_297__ZQ_CALLATCH_HIGH_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_297__ZQ_CS_NORM_THRESHOLD_F1_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_297__ZQ_CS_NORM_THRESHOLD_F1_SHIFT                16U
+#define LPDDR4__DENALI_CTL_297__ZQ_CS_NORM_THRESHOLD_F1_WIDTH                16U
+#define LPDDR4__ZQ_CS_NORM_THRESHOLD_F1__REG DENALI_CTL_297
+#define LPDDR4__ZQ_CS_NORM_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_297__ZQ_CS_NORM_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_298_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_298_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_298__ZQ_CS_HIGH_THRESHOLD_F1_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_298__ZQ_CS_HIGH_THRESHOLD_F1_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_298__ZQ_CS_HIGH_THRESHOLD_F1_WIDTH                16U
+#define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F1__REG DENALI_CTL_298
+#define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_298__ZQ_CS_HIGH_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_298__ZQ_CALSTART_TIMEOUT_F1_MASK          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_298__ZQ_CALSTART_TIMEOUT_F1_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_298__ZQ_CALSTART_TIMEOUT_F1_WIDTH                 16U
+#define LPDDR4__ZQ_CALSTART_TIMEOUT_F1__REG DENALI_CTL_298
+#define LPDDR4__ZQ_CALSTART_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_298__ZQ_CALSTART_TIMEOUT_F1
+
+#define LPDDR4__DENALI_CTL_299_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_299_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_299__ZQ_CALLATCH_TIMEOUT_F1_MASK          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_299__ZQ_CALLATCH_TIMEOUT_F1_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_299__ZQ_CALLATCH_TIMEOUT_F1_WIDTH                 16U
+#define LPDDR4__ZQ_CALLATCH_TIMEOUT_F1__REG DENALI_CTL_299
+#define LPDDR4__ZQ_CALLATCH_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_299__ZQ_CALLATCH_TIMEOUT_F1
+
+#define LPDDR4__DENALI_CTL_299__ZQ_CS_TIMEOUT_F1_MASK                0xFFFF0000U
+#define LPDDR4__DENALI_CTL_299__ZQ_CS_TIMEOUT_F1_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_299__ZQ_CS_TIMEOUT_F1_WIDTH                       16U
+#define LPDDR4__ZQ_CS_TIMEOUT_F1__REG DENALI_CTL_299
+#define LPDDR4__ZQ_CS_TIMEOUT_F1__FLD LPDDR4__DENALI_CTL_299__ZQ_CS_TIMEOUT_F1
+
+#define LPDDR4__DENALI_CTL_300_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_300_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_300__ZQ_PROMOTE_THRESHOLD_F1_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_300__ZQ_PROMOTE_THRESHOLD_F1_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_300__ZQ_PROMOTE_THRESHOLD_F1_WIDTH                16U
+#define LPDDR4__ZQ_PROMOTE_THRESHOLD_F1__REG DENALI_CTL_300
+#define LPDDR4__ZQ_PROMOTE_THRESHOLD_F1__FLD LPDDR4__DENALI_CTL_300__ZQ_PROMOTE_THRESHOLD_F1
+
+#define LPDDR4__DENALI_CTL_300__ZQ_CALSTART_NORM_THRESHOLD_F2_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_300__ZQ_CALSTART_NORM_THRESHOLD_F2_SHIFT          16U
+#define LPDDR4__DENALI_CTL_300__ZQ_CALSTART_NORM_THRESHOLD_F2_WIDTH          16U
+#define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F2__REG DENALI_CTL_300
+#define LPDDR4__ZQ_CALSTART_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_300__ZQ_CALSTART_NORM_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_301_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_301_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_301__ZQ_CALSTART_HIGH_THRESHOLD_F2_MASK   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_301__ZQ_CALSTART_HIGH_THRESHOLD_F2_SHIFT           0U
+#define LPDDR4__DENALI_CTL_301__ZQ_CALSTART_HIGH_THRESHOLD_F2_WIDTH          16U
+#define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F2__REG DENALI_CTL_301
+#define LPDDR4__ZQ_CALSTART_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_301__ZQ_CALSTART_HIGH_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_301__ZQ_CALLATCH_HIGH_THRESHOLD_F2_MASK   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_301__ZQ_CALLATCH_HIGH_THRESHOLD_F2_SHIFT          16U
+#define LPDDR4__DENALI_CTL_301__ZQ_CALLATCH_HIGH_THRESHOLD_F2_WIDTH          16U
+#define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F2__REG DENALI_CTL_301
+#define LPDDR4__ZQ_CALLATCH_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_301__ZQ_CALLATCH_HIGH_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_302_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_302_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_302__ZQ_CS_NORM_THRESHOLD_F2_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_CTL_302__ZQ_CS_NORM_THRESHOLD_F2_SHIFT                 0U
+#define LPDDR4__DENALI_CTL_302__ZQ_CS_NORM_THRESHOLD_F2_WIDTH                16U
+#define LPDDR4__ZQ_CS_NORM_THRESHOLD_F2__REG DENALI_CTL_302
+#define LPDDR4__ZQ_CS_NORM_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_302__ZQ_CS_NORM_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_302__ZQ_CS_HIGH_THRESHOLD_F2_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_302__ZQ_CS_HIGH_THRESHOLD_F2_SHIFT                16U
+#define LPDDR4__DENALI_CTL_302__ZQ_CS_HIGH_THRESHOLD_F2_WIDTH                16U
+#define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F2__REG DENALI_CTL_302
+#define LPDDR4__ZQ_CS_HIGH_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_302__ZQ_CS_HIGH_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_303_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_303_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_303__ZQ_CALSTART_TIMEOUT_F2_MASK          0x0000FFFFU
+#define LPDDR4__DENALI_CTL_303__ZQ_CALSTART_TIMEOUT_F2_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_303__ZQ_CALSTART_TIMEOUT_F2_WIDTH                 16U
+#define LPDDR4__ZQ_CALSTART_TIMEOUT_F2__REG DENALI_CTL_303
+#define LPDDR4__ZQ_CALSTART_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_303__ZQ_CALSTART_TIMEOUT_F2
+
+#define LPDDR4__DENALI_CTL_303__ZQ_CALLATCH_TIMEOUT_F2_MASK          0xFFFF0000U
+#define LPDDR4__DENALI_CTL_303__ZQ_CALLATCH_TIMEOUT_F2_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_303__ZQ_CALLATCH_TIMEOUT_F2_WIDTH                 16U
+#define LPDDR4__ZQ_CALLATCH_TIMEOUT_F2__REG DENALI_CTL_303
+#define LPDDR4__ZQ_CALLATCH_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_303__ZQ_CALLATCH_TIMEOUT_F2
+
+#define LPDDR4__DENALI_CTL_304_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_304_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_304__ZQ_CS_TIMEOUT_F2_MASK                0x0000FFFFU
+#define LPDDR4__DENALI_CTL_304__ZQ_CS_TIMEOUT_F2_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_304__ZQ_CS_TIMEOUT_F2_WIDTH                       16U
+#define LPDDR4__ZQ_CS_TIMEOUT_F2__REG DENALI_CTL_304
+#define LPDDR4__ZQ_CS_TIMEOUT_F2__FLD LPDDR4__DENALI_CTL_304__ZQ_CS_TIMEOUT_F2
+
+#define LPDDR4__DENALI_CTL_304__ZQ_PROMOTE_THRESHOLD_F2_MASK         0xFFFF0000U
+#define LPDDR4__DENALI_CTL_304__ZQ_PROMOTE_THRESHOLD_F2_SHIFT                16U
+#define LPDDR4__DENALI_CTL_304__ZQ_PROMOTE_THRESHOLD_F2_WIDTH                16U
+#define LPDDR4__ZQ_PROMOTE_THRESHOLD_F2__REG DENALI_CTL_304
+#define LPDDR4__ZQ_PROMOTE_THRESHOLD_F2__FLD LPDDR4__DENALI_CTL_304__ZQ_PROMOTE_THRESHOLD_F2
+
+#define LPDDR4__DENALI_CTL_305_READ_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_CTL_305_WRITE_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_CTL_305__TIMEOUT_TIMER_LOG_MASK               0x000000FFU
+#define LPDDR4__DENALI_CTL_305__TIMEOUT_TIMER_LOG_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_305__TIMEOUT_TIMER_LOG_WIDTH                       8U
+#define LPDDR4__TIMEOUT_TIMER_LOG__REG DENALI_CTL_305
+#define LPDDR4__TIMEOUT_TIMER_LOG__FLD LPDDR4__DENALI_CTL_305__TIMEOUT_TIMER_LOG
+
+#define LPDDR4__DENALI_CTL_305__ZQINIT_F0_MASK                       0x000FFF00U
+#define LPDDR4__DENALI_CTL_305__ZQINIT_F0_SHIFT                               8U
+#define LPDDR4__DENALI_CTL_305__ZQINIT_F0_WIDTH                              12U
+#define LPDDR4__ZQINIT_F0__REG DENALI_CTL_305
+#define LPDDR4__ZQINIT_F0__FLD LPDDR4__DENALI_CTL_305__ZQINIT_F0
+
+#define LPDDR4__DENALI_CTL_306_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_306_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_306__ZQCL_F0_MASK                         0x00000FFFU
+#define LPDDR4__DENALI_CTL_306__ZQCL_F0_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_306__ZQCL_F0_WIDTH                                12U
+#define LPDDR4__ZQCL_F0__REG DENALI_CTL_306
+#define LPDDR4__ZQCL_F0__FLD LPDDR4__DENALI_CTL_306__ZQCL_F0
+
+#define LPDDR4__DENALI_CTL_306__ZQCS_F0_MASK                         0x0FFF0000U
+#define LPDDR4__DENALI_CTL_306__ZQCS_F0_SHIFT                                16U
+#define LPDDR4__DENALI_CTL_306__ZQCS_F0_WIDTH                                12U
+#define LPDDR4__ZQCS_F0__REG DENALI_CTL_306
+#define LPDDR4__ZQCS_F0__FLD LPDDR4__DENALI_CTL_306__ZQCS_F0
+
+#define LPDDR4__DENALI_CTL_307_READ_MASK                             0x007F0FFFU
+#define LPDDR4__DENALI_CTL_307_WRITE_MASK                            0x007F0FFFU
+#define LPDDR4__DENALI_CTL_307__TZQCAL_F0_MASK                       0x00000FFFU
+#define LPDDR4__DENALI_CTL_307__TZQCAL_F0_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_307__TZQCAL_F0_WIDTH                              12U
+#define LPDDR4__TZQCAL_F0__REG DENALI_CTL_307
+#define LPDDR4__TZQCAL_F0__FLD LPDDR4__DENALI_CTL_307__TZQCAL_F0
+
+#define LPDDR4__DENALI_CTL_307__TZQLAT_F0_MASK                       0x007F0000U
+#define LPDDR4__DENALI_CTL_307__TZQLAT_F0_SHIFT                              16U
+#define LPDDR4__DENALI_CTL_307__TZQLAT_F0_WIDTH                               7U
+#define LPDDR4__TZQLAT_F0__REG DENALI_CTL_307
+#define LPDDR4__TZQLAT_F0__FLD LPDDR4__DENALI_CTL_307__TZQLAT_F0
+
+#define LPDDR4__DENALI_CTL_308_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_308_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_308__ZQINIT_F1_MASK                       0x00000FFFU
+#define LPDDR4__DENALI_CTL_308__ZQINIT_F1_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_308__ZQINIT_F1_WIDTH                              12U
+#define LPDDR4__ZQINIT_F1__REG DENALI_CTL_308
+#define LPDDR4__ZQINIT_F1__FLD LPDDR4__DENALI_CTL_308__ZQINIT_F1
+
+#define LPDDR4__DENALI_CTL_308__ZQCL_F1_MASK                         0x0FFF0000U
+#define LPDDR4__DENALI_CTL_308__ZQCL_F1_SHIFT                                16U
+#define LPDDR4__DENALI_CTL_308__ZQCL_F1_WIDTH                                12U
+#define LPDDR4__ZQCL_F1__REG DENALI_CTL_308
+#define LPDDR4__ZQCL_F1__FLD LPDDR4__DENALI_CTL_308__ZQCL_F1
+
+#define LPDDR4__DENALI_CTL_309_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_309_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_309__ZQCS_F1_MASK                         0x00000FFFU
+#define LPDDR4__DENALI_CTL_309__ZQCS_F1_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_309__ZQCS_F1_WIDTH                                12U
+#define LPDDR4__ZQCS_F1__REG DENALI_CTL_309
+#define LPDDR4__ZQCS_F1__FLD LPDDR4__DENALI_CTL_309__ZQCS_F1
+
+#define LPDDR4__DENALI_CTL_309__TZQCAL_F1_MASK                       0x0FFF0000U
+#define LPDDR4__DENALI_CTL_309__TZQCAL_F1_SHIFT                              16U
+#define LPDDR4__DENALI_CTL_309__TZQCAL_F1_WIDTH                              12U
+#define LPDDR4__TZQCAL_F1__REG DENALI_CTL_309
+#define LPDDR4__TZQCAL_F1__FLD LPDDR4__DENALI_CTL_309__TZQCAL_F1
+
+#define LPDDR4__DENALI_CTL_310_READ_MASK                             0x000FFF7FU
+#define LPDDR4__DENALI_CTL_310_WRITE_MASK                            0x000FFF7FU
+#define LPDDR4__DENALI_CTL_310__TZQLAT_F1_MASK                       0x0000007FU
+#define LPDDR4__DENALI_CTL_310__TZQLAT_F1_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_310__TZQLAT_F1_WIDTH                               7U
+#define LPDDR4__TZQLAT_F1__REG DENALI_CTL_310
+#define LPDDR4__TZQLAT_F1__FLD LPDDR4__DENALI_CTL_310__TZQLAT_F1
+
+#define LPDDR4__DENALI_CTL_310__ZQINIT_F2_MASK                       0x000FFF00U
+#define LPDDR4__DENALI_CTL_310__ZQINIT_F2_SHIFT                               8U
+#define LPDDR4__DENALI_CTL_310__ZQINIT_F2_WIDTH                              12U
+#define LPDDR4__ZQINIT_F2__REG DENALI_CTL_310
+#define LPDDR4__ZQINIT_F2__FLD LPDDR4__DENALI_CTL_310__ZQINIT_F2
+
+#define LPDDR4__DENALI_CTL_311_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_311_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_311__ZQCL_F2_MASK                         0x00000FFFU
+#define LPDDR4__DENALI_CTL_311__ZQCL_F2_SHIFT                                 0U
+#define LPDDR4__DENALI_CTL_311__ZQCL_F2_WIDTH                                12U
+#define LPDDR4__ZQCL_F2__REG DENALI_CTL_311
+#define LPDDR4__ZQCL_F2__FLD LPDDR4__DENALI_CTL_311__ZQCL_F2
+
+#define LPDDR4__DENALI_CTL_311__ZQCS_F2_MASK                         0x0FFF0000U
+#define LPDDR4__DENALI_CTL_311__ZQCS_F2_SHIFT                                16U
+#define LPDDR4__DENALI_CTL_311__ZQCS_F2_WIDTH                                12U
+#define LPDDR4__ZQCS_F2__REG DENALI_CTL_311
+#define LPDDR4__ZQCS_F2__FLD LPDDR4__DENALI_CTL_311__ZQCS_F2
+
+#define LPDDR4__DENALI_CTL_312_READ_MASK                             0x037F0FFFU
+#define LPDDR4__DENALI_CTL_312_WRITE_MASK                            0x037F0FFFU
+#define LPDDR4__DENALI_CTL_312__TZQCAL_F2_MASK                       0x00000FFFU
+#define LPDDR4__DENALI_CTL_312__TZQCAL_F2_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_312__TZQCAL_F2_WIDTH                              12U
+#define LPDDR4__TZQCAL_F2__REG DENALI_CTL_312
+#define LPDDR4__TZQCAL_F2__FLD LPDDR4__DENALI_CTL_312__TZQCAL_F2
+
+#define LPDDR4__DENALI_CTL_312__TZQLAT_F2_MASK                       0x007F0000U
+#define LPDDR4__DENALI_CTL_312__TZQLAT_F2_SHIFT                              16U
+#define LPDDR4__DENALI_CTL_312__TZQLAT_F2_WIDTH                               7U
+#define LPDDR4__TZQLAT_F2__REG DENALI_CTL_312
+#define LPDDR4__TZQLAT_F2__FLD LPDDR4__DENALI_CTL_312__TZQLAT_F2
+
+#define LPDDR4__DENALI_CTL_312__ZQ_SW_REQ_START_LATCH_MAP_MASK       0x03000000U
+#define LPDDR4__DENALI_CTL_312__ZQ_SW_REQ_START_LATCH_MAP_SHIFT              24U
+#define LPDDR4__DENALI_CTL_312__ZQ_SW_REQ_START_LATCH_MAP_WIDTH               2U
+#define LPDDR4__ZQ_SW_REQ_START_LATCH_MAP__REG DENALI_CTL_312
+#define LPDDR4__ZQ_SW_REQ_START_LATCH_MAP__FLD LPDDR4__DENALI_CTL_312__ZQ_SW_REQ_START_LATCH_MAP
+
+#define LPDDR4__DENALI_CTL_313_READ_MASK                             0x0FFF0100U
+#define LPDDR4__DENALI_CTL_313_WRITE_MASK                            0x0FFF0100U
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_MASK                          0x0000000FU
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_WIDTH                                  4U
+#define LPDDR4__ZQ_REQ__REG DENALI_CTL_313
+#define LPDDR4__ZQ_REQ__FLD LPDDR4__DENALI_CTL_313__ZQ_REQ
+
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_PENDING_MASK                  0x00000100U
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_PENDING_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_PENDING_WIDTH                          1U
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_PENDING_WOCLR                          0U
+#define LPDDR4__DENALI_CTL_313__ZQ_REQ_PENDING_WOSET                          0U
+#define LPDDR4__ZQ_REQ_PENDING__REG DENALI_CTL_313
+#define LPDDR4__ZQ_REQ_PENDING__FLD LPDDR4__DENALI_CTL_313__ZQ_REQ_PENDING
+
+#define LPDDR4__DENALI_CTL_313__ZQRESET_F0_MASK                      0x0FFF0000U
+#define LPDDR4__DENALI_CTL_313__ZQRESET_F0_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_313__ZQRESET_F0_WIDTH                             12U
+#define LPDDR4__ZQRESET_F0__REG DENALI_CTL_313
+#define LPDDR4__ZQRESET_F0__FLD LPDDR4__DENALI_CTL_313__ZQRESET_F0
+
+#define LPDDR4__DENALI_CTL_314_READ_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_314_WRITE_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_CTL_314__ZQRESET_F1_MASK                      0x00000FFFU
+#define LPDDR4__DENALI_CTL_314__ZQRESET_F1_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_314__ZQRESET_F1_WIDTH                             12U
+#define LPDDR4__ZQRESET_F1__REG DENALI_CTL_314
+#define LPDDR4__ZQRESET_F1__FLD LPDDR4__DENALI_CTL_314__ZQRESET_F1
+
+#define LPDDR4__DENALI_CTL_314__ZQRESET_F2_MASK                      0x0FFF0000U
+#define LPDDR4__DENALI_CTL_314__ZQRESET_F2_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_314__ZQRESET_F2_WIDTH                             12U
+#define LPDDR4__ZQRESET_F2__REG DENALI_CTL_314
+#define LPDDR4__ZQRESET_F2__FLD LPDDR4__DENALI_CTL_314__ZQRESET_F2
+
+#define LPDDR4__DENALI_CTL_315_READ_MASK                             0x03030101U
+#define LPDDR4__DENALI_CTL_315_WRITE_MASK                            0x03030101U
+#define LPDDR4__DENALI_CTL_315__NO_ZQ_INIT_MASK                      0x00000001U
+#define LPDDR4__DENALI_CTL_315__NO_ZQ_INIT_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_315__NO_ZQ_INIT_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_315__NO_ZQ_INIT_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_315__NO_ZQ_INIT_WOSET                              0U
+#define LPDDR4__NO_ZQ_INIT__REG DENALI_CTL_315
+#define LPDDR4__NO_ZQ_INIT__FLD LPDDR4__DENALI_CTL_315__NO_ZQ_INIT
+
+#define LPDDR4__DENALI_CTL_315__ZQCS_ROTATE_MASK                     0x00000100U
+#define LPDDR4__DENALI_CTL_315__ZQCS_ROTATE_SHIFT                             8U
+#define LPDDR4__DENALI_CTL_315__ZQCS_ROTATE_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_315__ZQCS_ROTATE_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_315__ZQCS_ROTATE_WOSET                             0U
+#define LPDDR4__ZQCS_ROTATE__REG DENALI_CTL_315
+#define LPDDR4__ZQCS_ROTATE__FLD LPDDR4__DENALI_CTL_315__ZQCS_ROTATE
+
+#define LPDDR4__DENALI_CTL_315__ZQ_CAL_START_MAP_0_MASK              0x00030000U
+#define LPDDR4__DENALI_CTL_315__ZQ_CAL_START_MAP_0_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_315__ZQ_CAL_START_MAP_0_WIDTH                      2U
+#define LPDDR4__ZQ_CAL_START_MAP_0__REG DENALI_CTL_315
+#define LPDDR4__ZQ_CAL_START_MAP_0__FLD LPDDR4__DENALI_CTL_315__ZQ_CAL_START_MAP_0
+
+#define LPDDR4__DENALI_CTL_315__ZQ_CAL_LATCH_MAP_0_MASK              0x03000000U
+#define LPDDR4__DENALI_CTL_315__ZQ_CAL_LATCH_MAP_0_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_315__ZQ_CAL_LATCH_MAP_0_WIDTH                      2U
+#define LPDDR4__ZQ_CAL_LATCH_MAP_0__REG DENALI_CTL_315
+#define LPDDR4__ZQ_CAL_LATCH_MAP_0__FLD LPDDR4__DENALI_CTL_315__ZQ_CAL_LATCH_MAP_0
+
+#define LPDDR4__DENALI_CTL_316_READ_MASK                             0x03030303U
+#define LPDDR4__DENALI_CTL_316_WRITE_MASK                            0x03030303U
+#define LPDDR4__DENALI_CTL_316__ZQ_CAL_START_MAP_1_MASK              0x00000003U
+#define LPDDR4__DENALI_CTL_316__ZQ_CAL_START_MAP_1_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_316__ZQ_CAL_START_MAP_1_WIDTH                      2U
+#define LPDDR4__ZQ_CAL_START_MAP_1__REG DENALI_CTL_316
+#define LPDDR4__ZQ_CAL_START_MAP_1__FLD LPDDR4__DENALI_CTL_316__ZQ_CAL_START_MAP_1
+
+#define LPDDR4__DENALI_CTL_316__ZQ_CAL_LATCH_MAP_1_MASK              0x00000300U
+#define LPDDR4__DENALI_CTL_316__ZQ_CAL_LATCH_MAP_1_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_316__ZQ_CAL_LATCH_MAP_1_WIDTH                      2U
+#define LPDDR4__ZQ_CAL_LATCH_MAP_1__REG DENALI_CTL_316
+#define LPDDR4__ZQ_CAL_LATCH_MAP_1__FLD LPDDR4__DENALI_CTL_316__ZQ_CAL_LATCH_MAP_1
+
+#define LPDDR4__DENALI_CTL_316__BANK_DIFF_0_MASK                     0x00030000U
+#define LPDDR4__DENALI_CTL_316__BANK_DIFF_0_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_316__BANK_DIFF_0_WIDTH                             2U
+#define LPDDR4__BANK_DIFF_0__REG DENALI_CTL_316
+#define LPDDR4__BANK_DIFF_0__FLD LPDDR4__DENALI_CTL_316__BANK_DIFF_0
+
+#define LPDDR4__DENALI_CTL_316__BANK_DIFF_1_MASK                     0x03000000U
+#define LPDDR4__DENALI_CTL_316__BANK_DIFF_1_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_316__BANK_DIFF_1_WIDTH                             2U
+#define LPDDR4__BANK_DIFF_1__REG DENALI_CTL_316
+#define LPDDR4__BANK_DIFF_1__FLD LPDDR4__DENALI_CTL_316__BANK_DIFF_1
+
+#define LPDDR4__DENALI_CTL_317_READ_MASK                             0x0F0F0707U
+#define LPDDR4__DENALI_CTL_317_WRITE_MASK                            0x0F0F0707U
+#define LPDDR4__DENALI_CTL_317__ROW_DIFF_0_MASK                      0x00000007U
+#define LPDDR4__DENALI_CTL_317__ROW_DIFF_0_SHIFT                              0U
+#define LPDDR4__DENALI_CTL_317__ROW_DIFF_0_WIDTH                              3U
+#define LPDDR4__ROW_DIFF_0__REG DENALI_CTL_317
+#define LPDDR4__ROW_DIFF_0__FLD LPDDR4__DENALI_CTL_317__ROW_DIFF_0
+
+#define LPDDR4__DENALI_CTL_317__ROW_DIFF_1_MASK                      0x00000700U
+#define LPDDR4__DENALI_CTL_317__ROW_DIFF_1_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_317__ROW_DIFF_1_WIDTH                              3U
+#define LPDDR4__ROW_DIFF_1__REG DENALI_CTL_317
+#define LPDDR4__ROW_DIFF_1__FLD LPDDR4__DENALI_CTL_317__ROW_DIFF_1
+
+#define LPDDR4__DENALI_CTL_317__COL_DIFF_0_MASK                      0x000F0000U
+#define LPDDR4__DENALI_CTL_317__COL_DIFF_0_SHIFT                             16U
+#define LPDDR4__DENALI_CTL_317__COL_DIFF_0_WIDTH                              4U
+#define LPDDR4__COL_DIFF_0__REG DENALI_CTL_317
+#define LPDDR4__COL_DIFF_0__FLD LPDDR4__DENALI_CTL_317__COL_DIFF_0
+
+#define LPDDR4__DENALI_CTL_317__COL_DIFF_1_MASK                      0x0F000000U
+#define LPDDR4__DENALI_CTL_317__COL_DIFF_1_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_317__COL_DIFF_1_WIDTH                              4U
+#define LPDDR4__COL_DIFF_1__REG DENALI_CTL_317
+#define LPDDR4__COL_DIFF_1__FLD LPDDR4__DENALI_CTL_317__COL_DIFF_1
+
+#define LPDDR4__DENALI_CTL_318_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_318_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_318__CS_VAL_LOWER_0_MASK                  0x0000FFFFU
+#define LPDDR4__DENALI_CTL_318__CS_VAL_LOWER_0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_318__CS_VAL_LOWER_0_WIDTH                         16U
+#define LPDDR4__CS_VAL_LOWER_0__REG DENALI_CTL_318
+#define LPDDR4__CS_VAL_LOWER_0__FLD LPDDR4__DENALI_CTL_318__CS_VAL_LOWER_0
+
+#define LPDDR4__DENALI_CTL_318__CS_VAL_UPPER_0_MASK                  0xFFFF0000U
+#define LPDDR4__DENALI_CTL_318__CS_VAL_UPPER_0_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_318__CS_VAL_UPPER_0_WIDTH                         16U
+#define LPDDR4__CS_VAL_UPPER_0__REG DENALI_CTL_318
+#define LPDDR4__CS_VAL_UPPER_0__FLD LPDDR4__DENALI_CTL_318__CS_VAL_UPPER_0
+
+#define LPDDR4__DENALI_CTL_319_READ_MASK                             0x00FFFF03U
+#define LPDDR4__DENALI_CTL_319_WRITE_MASK                            0x00FFFF03U
+#define LPDDR4__DENALI_CTL_319__ROW_START_VAL_0_MASK                 0x00000003U
+#define LPDDR4__DENALI_CTL_319__ROW_START_VAL_0_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_319__ROW_START_VAL_0_WIDTH                         2U
+#define LPDDR4__ROW_START_VAL_0__REG DENALI_CTL_319
+#define LPDDR4__ROW_START_VAL_0__FLD LPDDR4__DENALI_CTL_319__ROW_START_VAL_0
+
+#define LPDDR4__DENALI_CTL_319__CS_MSK_0_MASK                        0x00FFFF00U
+#define LPDDR4__DENALI_CTL_319__CS_MSK_0_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_319__CS_MSK_0_WIDTH                               16U
+#define LPDDR4__CS_MSK_0__REG DENALI_CTL_319
+#define LPDDR4__CS_MSK_0__FLD LPDDR4__DENALI_CTL_319__CS_MSK_0
+
+#define LPDDR4__DENALI_CTL_320_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_320_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_320__CS_VAL_LOWER_1_MASK                  0x0000FFFFU
+#define LPDDR4__DENALI_CTL_320__CS_VAL_LOWER_1_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_320__CS_VAL_LOWER_1_WIDTH                         16U
+#define LPDDR4__CS_VAL_LOWER_1__REG DENALI_CTL_320
+#define LPDDR4__CS_VAL_LOWER_1__FLD LPDDR4__DENALI_CTL_320__CS_VAL_LOWER_1
+
+#define LPDDR4__DENALI_CTL_320__CS_VAL_UPPER_1_MASK                  0xFFFF0000U
+#define LPDDR4__DENALI_CTL_320__CS_VAL_UPPER_1_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_320__CS_VAL_UPPER_1_WIDTH                         16U
+#define LPDDR4__CS_VAL_UPPER_1__REG DENALI_CTL_320
+#define LPDDR4__CS_VAL_UPPER_1__FLD LPDDR4__DENALI_CTL_320__CS_VAL_UPPER_1
+
+#define LPDDR4__DENALI_CTL_321_READ_MASK                             0x03FFFF03U
+#define LPDDR4__DENALI_CTL_321_WRITE_MASK                            0x03FFFF03U
+#define LPDDR4__DENALI_CTL_321__ROW_START_VAL_1_MASK                 0x00000003U
+#define LPDDR4__DENALI_CTL_321__ROW_START_VAL_1_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_321__ROW_START_VAL_1_WIDTH                         2U
+#define LPDDR4__ROW_START_VAL_1__REG DENALI_CTL_321
+#define LPDDR4__ROW_START_VAL_1__FLD LPDDR4__DENALI_CTL_321__ROW_START_VAL_1
+
+#define LPDDR4__DENALI_CTL_321__CS_MSK_1_MASK                        0x00FFFF00U
+#define LPDDR4__DENALI_CTL_321__CS_MSK_1_SHIFT                                8U
+#define LPDDR4__DENALI_CTL_321__CS_MSK_1_WIDTH                               16U
+#define LPDDR4__CS_MSK_1__REG DENALI_CTL_321
+#define LPDDR4__CS_MSK_1__FLD LPDDR4__DENALI_CTL_321__CS_MSK_1
+
+#define LPDDR4__DENALI_CTL_321__CS_MAP_NON_POW2_MASK                 0x03000000U
+#define LPDDR4__DENALI_CTL_321__CS_MAP_NON_POW2_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_321__CS_MAP_NON_POW2_WIDTH                         2U
+#define LPDDR4__CS_MAP_NON_POW2__REG DENALI_CTL_321
+#define LPDDR4__CS_MAP_NON_POW2__FLD LPDDR4__DENALI_CTL_321__CS_MAP_NON_POW2
+
+#define LPDDR4__DENALI_CTL_322_READ_MASK                             0x1F011F01U
+#define LPDDR4__DENALI_CTL_322_WRITE_MASK                            0x1F011F01U
+#define LPDDR4__DENALI_CTL_322__CS_LOWER_ADDR_EN_MASK                0x00000001U
+#define LPDDR4__DENALI_CTL_322__CS_LOWER_ADDR_EN_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_322__CS_LOWER_ADDR_EN_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_322__CS_LOWER_ADDR_EN_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_322__CS_LOWER_ADDR_EN_WOSET                        0U
+#define LPDDR4__CS_LOWER_ADDR_EN__REG DENALI_CTL_322
+#define LPDDR4__CS_LOWER_ADDR_EN__FLD LPDDR4__DENALI_CTL_322__CS_LOWER_ADDR_EN
+
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED8_MASK                    0x00001F00U
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED8_SHIFT                            8U
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED8_WIDTH                            5U
+#define LPDDR4__MC_RESERVED8__REG DENALI_CTL_322
+#define LPDDR4__MC_RESERVED8__FLD LPDDR4__DENALI_CTL_322__MC_RESERVED8
+
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED9_MASK                    0x00010000U
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED9_SHIFT                           16U
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED9_WIDTH                            1U
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED9_WOCLR                            0U
+#define LPDDR4__DENALI_CTL_322__MC_RESERVED9_WOSET                            0U
+#define LPDDR4__MC_RESERVED9__REG DENALI_CTL_322
+#define LPDDR4__MC_RESERVED9__FLD LPDDR4__DENALI_CTL_322__MC_RESERVED9
+
+#define LPDDR4__DENALI_CTL_322__APREBIT_MASK                         0x1F000000U
+#define LPDDR4__DENALI_CTL_322__APREBIT_SHIFT                                24U
+#define LPDDR4__DENALI_CTL_322__APREBIT_WIDTH                                 5U
+#define LPDDR4__APREBIT__REG DENALI_CTL_322
+#define LPDDR4__APREBIT__FLD LPDDR4__DENALI_CTL_322__APREBIT
+
+#define LPDDR4__DENALI_CTL_323_READ_MASK                             0x0101FFFFU
+#define LPDDR4__DENALI_CTL_323_WRITE_MASK                            0x0101FFFFU
+#define LPDDR4__DENALI_CTL_323__AGE_COUNT_MASK                       0x000000FFU
+#define LPDDR4__DENALI_CTL_323__AGE_COUNT_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_323__AGE_COUNT_WIDTH                               8U
+#define LPDDR4__AGE_COUNT__REG DENALI_CTL_323
+#define LPDDR4__AGE_COUNT__FLD LPDDR4__DENALI_CTL_323__AGE_COUNT
+
+#define LPDDR4__DENALI_CTL_323__COMMAND_AGE_COUNT_MASK               0x0000FF00U
+#define LPDDR4__DENALI_CTL_323__COMMAND_AGE_COUNT_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_323__COMMAND_AGE_COUNT_WIDTH                       8U
+#define LPDDR4__COMMAND_AGE_COUNT__REG DENALI_CTL_323
+#define LPDDR4__COMMAND_AGE_COUNT__FLD LPDDR4__DENALI_CTL_323__COMMAND_AGE_COUNT
+
+#define LPDDR4__DENALI_CTL_323__ADDR_CMP_EN_MASK                     0x00010000U
+#define LPDDR4__DENALI_CTL_323__ADDR_CMP_EN_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_323__ADDR_CMP_EN_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_323__ADDR_CMP_EN_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_323__ADDR_CMP_EN_WOSET                             0U
+#define LPDDR4__ADDR_CMP_EN__REG DENALI_CTL_323
+#define LPDDR4__ADDR_CMP_EN__FLD LPDDR4__DENALI_CTL_323__ADDR_CMP_EN
+
+#define LPDDR4__DENALI_CTL_323__ADDR_COLLISION_MPM_DIS_MASK          0x01000000U
+#define LPDDR4__DENALI_CTL_323__ADDR_COLLISION_MPM_DIS_SHIFT                 24U
+#define LPDDR4__DENALI_CTL_323__ADDR_COLLISION_MPM_DIS_WIDTH                  1U
+#define LPDDR4__DENALI_CTL_323__ADDR_COLLISION_MPM_DIS_WOCLR                  0U
+#define LPDDR4__DENALI_CTL_323__ADDR_COLLISION_MPM_DIS_WOSET                  0U
+#define LPDDR4__ADDR_COLLISION_MPM_DIS__REG DENALI_CTL_323
+#define LPDDR4__ADDR_COLLISION_MPM_DIS__FLD LPDDR4__DENALI_CTL_323__ADDR_COLLISION_MPM_DIS
+
+#define LPDDR4__DENALI_CTL_324_READ_MASK                             0x01010101U
+#define LPDDR4__DENALI_CTL_324_WRITE_MASK                            0x01010101U
+#define LPDDR4__DENALI_CTL_324__BANK_SPLIT_EN_MASK                   0x00000001U
+#define LPDDR4__DENALI_CTL_324__BANK_SPLIT_EN_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_324__BANK_SPLIT_EN_WIDTH                           1U
+#define LPDDR4__DENALI_CTL_324__BANK_SPLIT_EN_WOCLR                           0U
+#define LPDDR4__DENALI_CTL_324__BANK_SPLIT_EN_WOSET                           0U
+#define LPDDR4__BANK_SPLIT_EN__REG DENALI_CTL_324
+#define LPDDR4__BANK_SPLIT_EN__FLD LPDDR4__DENALI_CTL_324__BANK_SPLIT_EN
+
+#define LPDDR4__DENALI_CTL_324__PLACEMENT_EN_MASK                    0x00000100U
+#define LPDDR4__DENALI_CTL_324__PLACEMENT_EN_SHIFT                            8U
+#define LPDDR4__DENALI_CTL_324__PLACEMENT_EN_WIDTH                            1U
+#define LPDDR4__DENALI_CTL_324__PLACEMENT_EN_WOCLR                            0U
+#define LPDDR4__DENALI_CTL_324__PLACEMENT_EN_WOSET                            0U
+#define LPDDR4__PLACEMENT_EN__REG DENALI_CTL_324
+#define LPDDR4__PLACEMENT_EN__FLD LPDDR4__DENALI_CTL_324__PLACEMENT_EN
+
+#define LPDDR4__DENALI_CTL_324__PRIORITY_EN_MASK                     0x00010000U
+#define LPDDR4__DENALI_CTL_324__PRIORITY_EN_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_324__PRIORITY_EN_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_324__PRIORITY_EN_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_324__PRIORITY_EN_WOSET                             0U
+#define LPDDR4__PRIORITY_EN__REG DENALI_CTL_324
+#define LPDDR4__PRIORITY_EN__FLD LPDDR4__DENALI_CTL_324__PRIORITY_EN
+
+#define LPDDR4__DENALI_CTL_324__RW_SAME_EN_MASK                      0x01000000U
+#define LPDDR4__DENALI_CTL_324__RW_SAME_EN_SHIFT                             24U
+#define LPDDR4__DENALI_CTL_324__RW_SAME_EN_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_324__RW_SAME_EN_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_324__RW_SAME_EN_WOSET                              0U
+#define LPDDR4__RW_SAME_EN__REG DENALI_CTL_324
+#define LPDDR4__RW_SAME_EN__FLD LPDDR4__DENALI_CTL_324__RW_SAME_EN
+
+#define LPDDR4__DENALI_CTL_325_READ_MASK                             0x03010101U
+#define LPDDR4__DENALI_CTL_325_WRITE_MASK                            0x03010101U
+#define LPDDR4__DENALI_CTL_325__RW_SAME_PAGE_EN_MASK                 0x00000001U
+#define LPDDR4__DENALI_CTL_325__RW_SAME_PAGE_EN_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_325__RW_SAME_PAGE_EN_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_325__RW_SAME_PAGE_EN_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_325__RW_SAME_PAGE_EN_WOSET                         0U
+#define LPDDR4__RW_SAME_PAGE_EN__REG DENALI_CTL_325
+#define LPDDR4__RW_SAME_PAGE_EN__FLD LPDDR4__DENALI_CTL_325__RW_SAME_PAGE_EN
+
+#define LPDDR4__DENALI_CTL_325__CS_SAME_EN_MASK                      0x00000100U
+#define LPDDR4__DENALI_CTL_325__CS_SAME_EN_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_325__CS_SAME_EN_WIDTH                              1U
+#define LPDDR4__DENALI_CTL_325__CS_SAME_EN_WOCLR                              0U
+#define LPDDR4__DENALI_CTL_325__CS_SAME_EN_WOSET                              0U
+#define LPDDR4__CS_SAME_EN__REG DENALI_CTL_325
+#define LPDDR4__CS_SAME_EN__FLD LPDDR4__DENALI_CTL_325__CS_SAME_EN
+
+#define LPDDR4__DENALI_CTL_325__W2R_SPLIT_EN_MASK                    0x00010000U
+#define LPDDR4__DENALI_CTL_325__W2R_SPLIT_EN_SHIFT                           16U
+#define LPDDR4__DENALI_CTL_325__W2R_SPLIT_EN_WIDTH                            1U
+#define LPDDR4__DENALI_CTL_325__W2R_SPLIT_EN_WOCLR                            0U
+#define LPDDR4__DENALI_CTL_325__W2R_SPLIT_EN_WOSET                            0U
+#define LPDDR4__W2R_SPLIT_EN__REG DENALI_CTL_325
+#define LPDDR4__W2R_SPLIT_EN__FLD LPDDR4__DENALI_CTL_325__W2R_SPLIT_EN
+
+#define LPDDR4__DENALI_CTL_325__DISABLE_RW_GROUP_W_BNK_CONFLICT_MASK 0x03000000U
+#define LPDDR4__DENALI_CTL_325__DISABLE_RW_GROUP_W_BNK_CONFLICT_SHIFT        24U
+#define LPDDR4__DENALI_CTL_325__DISABLE_RW_GROUP_W_BNK_CONFLICT_WIDTH         2U
+#define LPDDR4__DISABLE_RW_GROUP_W_BNK_CONFLICT__REG DENALI_CTL_325
+#define LPDDR4__DISABLE_RW_GROUP_W_BNK_CONFLICT__FLD LPDDR4__DENALI_CTL_325__DISABLE_RW_GROUP_W_BNK_CONFLICT
+
+#define LPDDR4__DENALI_CTL_326_READ_MASK                             0x0301011FU
+#define LPDDR4__DENALI_CTL_326_WRITE_MASK                            0x0301011FU
+#define LPDDR4__DENALI_CTL_326__NUM_Q_ENTRIES_ACT_DISABLE_MASK       0x0000001FU
+#define LPDDR4__DENALI_CTL_326__NUM_Q_ENTRIES_ACT_DISABLE_SHIFT               0U
+#define LPDDR4__DENALI_CTL_326__NUM_Q_ENTRIES_ACT_DISABLE_WIDTH               5U
+#define LPDDR4__NUM_Q_ENTRIES_ACT_DISABLE__REG DENALI_CTL_326
+#define LPDDR4__NUM_Q_ENTRIES_ACT_DISABLE__FLD LPDDR4__DENALI_CTL_326__NUM_Q_ENTRIES_ACT_DISABLE
+
+#define LPDDR4__DENALI_CTL_326__SWAP_EN_MASK                         0x00000100U
+#define LPDDR4__DENALI_CTL_326__SWAP_EN_SHIFT                                 8U
+#define LPDDR4__DENALI_CTL_326__SWAP_EN_WIDTH                                 1U
+#define LPDDR4__DENALI_CTL_326__SWAP_EN_WOCLR                                 0U
+#define LPDDR4__DENALI_CTL_326__SWAP_EN_WOSET                                 0U
+#define LPDDR4__SWAP_EN__REG DENALI_CTL_326
+#define LPDDR4__SWAP_EN__FLD LPDDR4__DENALI_CTL_326__SWAP_EN
+
+#define LPDDR4__DENALI_CTL_326__DISABLE_RD_INTERLEAVE_MASK           0x00010000U
+#define LPDDR4__DENALI_CTL_326__DISABLE_RD_INTERLEAVE_SHIFT                  16U
+#define LPDDR4__DENALI_CTL_326__DISABLE_RD_INTERLEAVE_WIDTH                   1U
+#define LPDDR4__DENALI_CTL_326__DISABLE_RD_INTERLEAVE_WOCLR                   0U
+#define LPDDR4__DENALI_CTL_326__DISABLE_RD_INTERLEAVE_WOSET                   0U
+#define LPDDR4__DISABLE_RD_INTERLEAVE__REG DENALI_CTL_326
+#define LPDDR4__DISABLE_RD_INTERLEAVE__FLD LPDDR4__DENALI_CTL_326__DISABLE_RD_INTERLEAVE
+
+#define LPDDR4__DENALI_CTL_326__INHIBIT_DRAM_CMD_MASK                0x03000000U
+#define LPDDR4__DENALI_CTL_326__INHIBIT_DRAM_CMD_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_326__INHIBIT_DRAM_CMD_WIDTH                        2U
+#define LPDDR4__INHIBIT_DRAM_CMD__REG DENALI_CTL_326
+#define LPDDR4__INHIBIT_DRAM_CMD__FLD LPDDR4__DENALI_CTL_326__INHIBIT_DRAM_CMD
+
+#define LPDDR4__DENALI_CTL_327_READ_MASK                             0x07010F03U
+#define LPDDR4__DENALI_CTL_327_WRITE_MASK                            0x07010F03U
+#define LPDDR4__DENALI_CTL_327__CS_MAP_MASK                          0x00000003U
+#define LPDDR4__DENALI_CTL_327__CS_MAP_SHIFT                                  0U
+#define LPDDR4__DENALI_CTL_327__CS_MAP_WIDTH                                  2U
+#define LPDDR4__CS_MAP__REG DENALI_CTL_327
+#define LPDDR4__CS_MAP__FLD LPDDR4__DENALI_CTL_327__CS_MAP
+
+#define LPDDR4__DENALI_CTL_327__BURST_ON_FLY_BIT_MASK                0x00000F00U
+#define LPDDR4__DENALI_CTL_327__BURST_ON_FLY_BIT_SHIFT                        8U
+#define LPDDR4__DENALI_CTL_327__BURST_ON_FLY_BIT_WIDTH                        4U
+#define LPDDR4__BURST_ON_FLY_BIT__REG DENALI_CTL_327
+#define LPDDR4__BURST_ON_FLY_BIT__FLD LPDDR4__DENALI_CTL_327__BURST_ON_FLY_BIT
+
+#define LPDDR4__DENALI_CTL_327__MEM_DP_REDUCTION_MASK                0x00010000U
+#define LPDDR4__DENALI_CTL_327__MEM_DP_REDUCTION_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_327__MEM_DP_REDUCTION_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_327__MEM_DP_REDUCTION_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_327__MEM_DP_REDUCTION_WOSET                        0U
+#define LPDDR4__MEM_DP_REDUCTION__REG DENALI_CTL_327
+#define LPDDR4__MEM_DP_REDUCTION__FLD LPDDR4__DENALI_CTL_327__MEM_DP_REDUCTION
+
+#define LPDDR4__DENALI_CTL_327__MEMDATA_RATIO_0_MASK                 0x07000000U
+#define LPDDR4__DENALI_CTL_327__MEMDATA_RATIO_0_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_327__MEMDATA_RATIO_0_WIDTH                         3U
+#define LPDDR4__MEMDATA_RATIO_0__REG DENALI_CTL_327
+#define LPDDR4__MEMDATA_RATIO_0__FLD LPDDR4__DENALI_CTL_327__MEMDATA_RATIO_0
+
+#define LPDDR4__DENALI_CTL_328_READ_MASK                             0x03030307U
+#define LPDDR4__DENALI_CTL_328_WRITE_MASK                            0x03030307U
+#define LPDDR4__DENALI_CTL_328__MEMDATA_RATIO_1_MASK                 0x00000007U
+#define LPDDR4__DENALI_CTL_328__MEMDATA_RATIO_1_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_328__MEMDATA_RATIO_1_WIDTH                         3U
+#define LPDDR4__MEMDATA_RATIO_1__REG DENALI_CTL_328
+#define LPDDR4__MEMDATA_RATIO_1__FLD LPDDR4__DENALI_CTL_328__MEMDATA_RATIO_1
+
+#define LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS0_MASK               0x00000300U
+#define LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS0_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS0_WIDTH                       2U
+#define LPDDR4__DEVICE0_BYTE0_CS0__REG DENALI_CTL_328
+#define LPDDR4__DEVICE0_BYTE0_CS0__FLD LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS0
+
+#define LPDDR4__DENALI_CTL_328__DEVICE1_BYTE0_CS0_MASK               0x00030000U
+#define LPDDR4__DENALI_CTL_328__DEVICE1_BYTE0_CS0_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_328__DEVICE1_BYTE0_CS0_WIDTH                       2U
+#define LPDDR4__DEVICE1_BYTE0_CS0__REG DENALI_CTL_328
+#define LPDDR4__DEVICE1_BYTE0_CS0__FLD LPDDR4__DENALI_CTL_328__DEVICE1_BYTE0_CS0
+
+#define LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS1_MASK               0x03000000U
+#define LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS1_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS1_WIDTH                       2U
+#define LPDDR4__DEVICE0_BYTE0_CS1__REG DENALI_CTL_328
+#define LPDDR4__DEVICE0_BYTE0_CS1__FLD LPDDR4__DENALI_CTL_328__DEVICE0_BYTE0_CS1
+
+#define LPDDR4__DENALI_CTL_329_READ_MASK                             0x03011F03U
+#define LPDDR4__DENALI_CTL_329_WRITE_MASK                            0x03011F03U
+#define LPDDR4__DENALI_CTL_329__DEVICE1_BYTE0_CS1_MASK               0x00000003U
+#define LPDDR4__DENALI_CTL_329__DEVICE1_BYTE0_CS1_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_329__DEVICE1_BYTE0_CS1_WIDTH                       2U
+#define LPDDR4__DEVICE1_BYTE0_CS1__REG DENALI_CTL_329
+#define LPDDR4__DEVICE1_BYTE0_CS1__FLD LPDDR4__DENALI_CTL_329__DEVICE1_BYTE0_CS1
+
+#define LPDDR4__DENALI_CTL_329__Q_FULLNESS_MASK                      0x00001F00U
+#define LPDDR4__DENALI_CTL_329__Q_FULLNESS_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_329__Q_FULLNESS_WIDTH                              5U
+#define LPDDR4__Q_FULLNESS__REG DENALI_CTL_329
+#define LPDDR4__Q_FULLNESS__FLD LPDDR4__DENALI_CTL_329__Q_FULLNESS
+
+#define LPDDR4__DENALI_CTL_329__IN_ORDER_ACCEPT_MASK                 0x00010000U
+#define LPDDR4__DENALI_CTL_329__IN_ORDER_ACCEPT_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_329__IN_ORDER_ACCEPT_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_329__IN_ORDER_ACCEPT_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_329__IN_ORDER_ACCEPT_WOSET                         0U
+#define LPDDR4__IN_ORDER_ACCEPT__REG DENALI_CTL_329
+#define LPDDR4__IN_ORDER_ACCEPT__FLD LPDDR4__DENALI_CTL_329__IN_ORDER_ACCEPT
+
+#define LPDDR4__DENALI_CTL_329__WR_ORDER_REQ_MASK                    0x03000000U
+#define LPDDR4__DENALI_CTL_329__WR_ORDER_REQ_SHIFT                           24U
+#define LPDDR4__DENALI_CTL_329__WR_ORDER_REQ_WIDTH                            2U
+#define LPDDR4__WR_ORDER_REQ__REG DENALI_CTL_329
+#define LPDDR4__WR_ORDER_REQ__FLD LPDDR4__DENALI_CTL_329__WR_ORDER_REQ
+
+#define LPDDR4__DENALI_CTL_330_READ_MASK                             0x01010001U
+#define LPDDR4__DENALI_CTL_330_WRITE_MASK                            0x01010001U
+#define LPDDR4__DENALI_CTL_330__CONTROLLER_BUSY_MASK                 0x00000001U
+#define LPDDR4__DENALI_CTL_330__CONTROLLER_BUSY_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_330__CONTROLLER_BUSY_WIDTH                         1U
+#define LPDDR4__DENALI_CTL_330__CONTROLLER_BUSY_WOCLR                         0U
+#define LPDDR4__DENALI_CTL_330__CONTROLLER_BUSY_WOSET                         0U
+#define LPDDR4__CONTROLLER_BUSY__REG DENALI_CTL_330
+#define LPDDR4__CONTROLLER_BUSY__FLD LPDDR4__DENALI_CTL_330__CONTROLLER_BUSY
+
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_MASK                     0x00000100U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_SHIFT                             8U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_WIDTH                             1U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_WOCLR                             0U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_WOSET                             0U
+#define LPDDR4__CTRLUPD_REQ__REG DENALI_CTL_330
+#define LPDDR4__CTRLUPD_REQ__FLD LPDDR4__DENALI_CTL_330__CTRLUPD_REQ
+
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_PER_AREF_EN_MASK         0x00010000U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_PER_AREF_EN_SHIFT                16U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_PER_AREF_EN_WIDTH                 1U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_PER_AREF_EN_WOCLR                 0U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_PER_AREF_EN_WOSET                 0U
+#define LPDDR4__CTRLUPD_REQ_PER_AREF_EN__REG DENALI_CTL_330
+#define LPDDR4__CTRLUPD_REQ_PER_AREF_EN__FLD LPDDR4__DENALI_CTL_330__CTRLUPD_REQ_PER_AREF_EN
+
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_AREF_HP_ENABLE_MASK          0x01000000U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_AREF_HP_ENABLE_SHIFT                 24U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_AREF_HP_ENABLE_WIDTH                  1U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_AREF_HP_ENABLE_WOCLR                  0U
+#define LPDDR4__DENALI_CTL_330__CTRLUPD_AREF_HP_ENABLE_WOSET                  0U
+#define LPDDR4__CTRLUPD_AREF_HP_ENABLE__REG DENALI_CTL_330
+#define LPDDR4__CTRLUPD_AREF_HP_ENABLE__FLD LPDDR4__DENALI_CTL_330__CTRLUPD_AREF_HP_ENABLE
+
+#define LPDDR4__DENALI_CTL_331_READ_MASK                             0x01030303U
+#define LPDDR4__DENALI_CTL_331_WRITE_MASK                            0x01030303U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F0_MASK             0x00000003U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F0_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F0_WIDTH                     2U
+#define LPDDR4__PREAMBLE_SUPPORT_F0__REG DENALI_CTL_331
+#define LPDDR4__PREAMBLE_SUPPORT_F0__FLD LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F0
+
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F1_MASK             0x00000300U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F1_SHIFT                     8U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F1_WIDTH                     2U
+#define LPDDR4__PREAMBLE_SUPPORT_F1__REG DENALI_CTL_331
+#define LPDDR4__PREAMBLE_SUPPORT_F1__FLD LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F1
+
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F2_MASK             0x00030000U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F2_SHIFT                    16U
+#define LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F2_WIDTH                     2U
+#define LPDDR4__PREAMBLE_SUPPORT_F2__REG DENALI_CTL_331
+#define LPDDR4__PREAMBLE_SUPPORT_F2__FLD LPDDR4__DENALI_CTL_331__PREAMBLE_SUPPORT_F2
+
+#define LPDDR4__DENALI_CTL_331__RD_PREAMBLE_TRAINING_EN_MASK         0x01000000U
+#define LPDDR4__DENALI_CTL_331__RD_PREAMBLE_TRAINING_EN_SHIFT                24U
+#define LPDDR4__DENALI_CTL_331__RD_PREAMBLE_TRAINING_EN_WIDTH                 1U
+#define LPDDR4__DENALI_CTL_331__RD_PREAMBLE_TRAINING_EN_WOCLR                 0U
+#define LPDDR4__DENALI_CTL_331__RD_PREAMBLE_TRAINING_EN_WOSET                 0U
+#define LPDDR4__RD_PREAMBLE_TRAINING_EN__REG DENALI_CTL_331
+#define LPDDR4__RD_PREAMBLE_TRAINING_EN__FLD LPDDR4__DENALI_CTL_331__RD_PREAMBLE_TRAINING_EN
+
+#define LPDDR4__DENALI_CTL_332_READ_MASK                             0x00070101U
+#define LPDDR4__DENALI_CTL_332_WRITE_MASK                            0x00070101U
+#define LPDDR4__DENALI_CTL_332__WR_DBI_EN_MASK                       0x00000001U
+#define LPDDR4__DENALI_CTL_332__WR_DBI_EN_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_332__WR_DBI_EN_WIDTH                               1U
+#define LPDDR4__DENALI_CTL_332__WR_DBI_EN_WOCLR                               0U
+#define LPDDR4__DENALI_CTL_332__WR_DBI_EN_WOSET                               0U
+#define LPDDR4__WR_DBI_EN__REG DENALI_CTL_332
+#define LPDDR4__WR_DBI_EN__FLD LPDDR4__DENALI_CTL_332__WR_DBI_EN
+
+#define LPDDR4__DENALI_CTL_332__RD_DBI_EN_MASK                       0x00000100U
+#define LPDDR4__DENALI_CTL_332__RD_DBI_EN_SHIFT                               8U
+#define LPDDR4__DENALI_CTL_332__RD_DBI_EN_WIDTH                               1U
+#define LPDDR4__DENALI_CTL_332__RD_DBI_EN_WOCLR                               0U
+#define LPDDR4__DENALI_CTL_332__RD_DBI_EN_WOSET                               0U
+#define LPDDR4__RD_DBI_EN__REG DENALI_CTL_332
+#define LPDDR4__RD_DBI_EN__FLD LPDDR4__DENALI_CTL_332__RD_DBI_EN
+
+#define LPDDR4__DENALI_CTL_332__DFI_ERROR_MASK                       0x00070000U
+#define LPDDR4__DENALI_CTL_332__DFI_ERROR_SHIFT                              16U
+#define LPDDR4__DENALI_CTL_332__DFI_ERROR_WIDTH                               3U
+#define LPDDR4__DFI_ERROR__REG DENALI_CTL_332
+#define LPDDR4__DFI_ERROR__FLD LPDDR4__DENALI_CTL_332__DFI_ERROR
+
+#define LPDDR4__DENALI_CTL_333_READ_MASK                             0x00010FFFU
+#define LPDDR4__DENALI_CTL_333_WRITE_MASK                            0x00010FFFU
+#define LPDDR4__DENALI_CTL_333__DFI_ERROR_INFO_MASK                  0x00000FFFU
+#define LPDDR4__DENALI_CTL_333__DFI_ERROR_INFO_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_333__DFI_ERROR_INFO_WIDTH                         12U
+#define LPDDR4__DFI_ERROR_INFO__REG DENALI_CTL_333
+#define LPDDR4__DFI_ERROR_INFO__FLD LPDDR4__DENALI_CTL_333__DFI_ERROR_INFO
+
+#define LPDDR4__DENALI_CTL_333__BG_ROTATE_EN_MASK                    0x00010000U
+#define LPDDR4__DENALI_CTL_333__BG_ROTATE_EN_SHIFT                           16U
+#define LPDDR4__DENALI_CTL_333__BG_ROTATE_EN_WIDTH                            1U
+#define LPDDR4__DENALI_CTL_333__BG_ROTATE_EN_WOCLR                            0U
+#define LPDDR4__DENALI_CTL_333__BG_ROTATE_EN_WOSET                            0U
+#define LPDDR4__BG_ROTATE_EN__REG DENALI_CTL_333
+#define LPDDR4__BG_ROTATE_EN__FLD LPDDR4__DENALI_CTL_333__BG_ROTATE_EN
+
+#define LPDDR4__DENALI_CTL_333__MC_RESERVED10_MASK                   0x01000000U
+#define LPDDR4__DENALI_CTL_333__MC_RESERVED10_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_333__MC_RESERVED10_WIDTH                           1U
+#define LPDDR4__DENALI_CTL_333__MC_RESERVED10_WOCLR                           0U
+#define LPDDR4__DENALI_CTL_333__MC_RESERVED10_WOSET                           0U
+#define LPDDR4__MC_RESERVED10__REG DENALI_CTL_333
+#define LPDDR4__MC_RESERVED10__FLD LPDDR4__DENALI_CTL_333__MC_RESERVED10
+
+#define LPDDR4__DENALI_CTL_334_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_334_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_334__INT_STATUS_MASTER_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_334__INT_STATUS_MASTER_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_334__INT_STATUS_MASTER_WIDTH                      32U
+#define LPDDR4__INT_STATUS_MASTER__REG DENALI_CTL_334
+#define LPDDR4__INT_STATUS_MASTER__FLD LPDDR4__DENALI_CTL_334__INT_STATUS_MASTER
+
+#define LPDDR4__DENALI_CTL_335_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_335_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_335__INT_MASK_MASTER_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_335__INT_MASK_MASTER_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_335__INT_MASK_MASTER_WIDTH                        32U
+#define LPDDR4__INT_MASK_MASTER__REG DENALI_CTL_335
+#define LPDDR4__INT_MASK_MASTER__FLD LPDDR4__DENALI_CTL_335__INT_MASK_MASTER
+
+#define LPDDR4__DENALI_CTL_336_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_336_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_336__INT_STATUS_TIMEOUT_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_336__INT_STATUS_TIMEOUT_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_336__INT_STATUS_TIMEOUT_WIDTH                     32U
+#define LPDDR4__INT_STATUS_TIMEOUT__REG DENALI_CTL_336
+#define LPDDR4__INT_STATUS_TIMEOUT__FLD LPDDR4__DENALI_CTL_336__INT_STATUS_TIMEOUT
+
+#define LPDDR4__DENALI_CTL_337_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_337_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_337__MC_RESERVED11_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_337__MC_RESERVED11_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_337__MC_RESERVED11_WIDTH                          16U
+#define LPDDR4__MC_RESERVED11__REG DENALI_CTL_337
+#define LPDDR4__MC_RESERVED11__FLD LPDDR4__DENALI_CTL_337__MC_RESERVED11
+
+#define LPDDR4__DENALI_CTL_337__INT_STATUS_LOWPOWER_MASK             0xFFFF0000U
+#define LPDDR4__DENALI_CTL_337__INT_STATUS_LOWPOWER_SHIFT                    16U
+#define LPDDR4__DENALI_CTL_337__INT_STATUS_LOWPOWER_WIDTH                    16U
+#define LPDDR4__INT_STATUS_LOWPOWER__REG DENALI_CTL_337
+#define LPDDR4__INT_STATUS_LOWPOWER__FLD LPDDR4__DENALI_CTL_337__INT_STATUS_LOWPOWER
+
+#define LPDDR4__DENALI_CTL_338_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_338_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_338__MC_RESERVED12_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_338__MC_RESERVED12_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_338__MC_RESERVED12_WIDTH                          16U
+#define LPDDR4__MC_RESERVED12__REG DENALI_CTL_338
+#define LPDDR4__MC_RESERVED12__FLD LPDDR4__DENALI_CTL_338__MC_RESERVED12
+
+#define LPDDR4__DENALI_CTL_338__MC_RESERVED13_MASK                   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_338__MC_RESERVED13_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_338__MC_RESERVED13_WIDTH                          16U
+#define LPDDR4__MC_RESERVED13__REG DENALI_CTL_338
+#define LPDDR4__MC_RESERVED13__FLD LPDDR4__DENALI_CTL_338__MC_RESERVED13
+
+#define LPDDR4__DENALI_CTL_339_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_339_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_339__INT_STATUS_TRAINING_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_339__INT_STATUS_TRAINING_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_339__INT_STATUS_TRAINING_WIDTH                    32U
+#define LPDDR4__INT_STATUS_TRAINING__REG DENALI_CTL_339
+#define LPDDR4__INT_STATUS_TRAINING__FLD LPDDR4__DENALI_CTL_339__INT_STATUS_TRAINING
+
+#define LPDDR4__DENALI_CTL_340_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_340_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_340__INT_STATUS_USERIF_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_340__INT_STATUS_USERIF_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_340__INT_STATUS_USERIF_WIDTH                      32U
+#define LPDDR4__INT_STATUS_USERIF__REG DENALI_CTL_340
+#define LPDDR4__INT_STATUS_USERIF__FLD LPDDR4__DENALI_CTL_340__INT_STATUS_USERIF
+
+#define LPDDR4__DENALI_CTL_341_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_341_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_341__INT_STATUS_MISC_MASK                 0x0000FFFFU
+#define LPDDR4__DENALI_CTL_341__INT_STATUS_MISC_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_341__INT_STATUS_MISC_WIDTH                        16U
+#define LPDDR4__INT_STATUS_MISC__REG DENALI_CTL_341
+#define LPDDR4__INT_STATUS_MISC__FLD LPDDR4__DENALI_CTL_341__INT_STATUS_MISC
+
+#define LPDDR4__DENALI_CTL_341__INT_STATUS_BIST_MASK                 0x00FF0000U
+#define LPDDR4__DENALI_CTL_341__INT_STATUS_BIST_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_341__INT_STATUS_BIST_WIDTH                         8U
+#define LPDDR4__INT_STATUS_BIST__REG DENALI_CTL_341
+#define LPDDR4__INT_STATUS_BIST__FLD LPDDR4__DENALI_CTL_341__INT_STATUS_BIST
+
+#define LPDDR4__DENALI_CTL_341__MC_RESERVED14_MASK                   0xFF000000U
+#define LPDDR4__DENALI_CTL_341__MC_RESERVED14_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_341__MC_RESERVED14_WIDTH                           8U
+#define LPDDR4__MC_RESERVED14__REG DENALI_CTL_341
+#define LPDDR4__MC_RESERVED14__FLD LPDDR4__DENALI_CTL_341__MC_RESERVED14
+
+#define LPDDR4__DENALI_CTL_342_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_342_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_DFI_MASK                  0x000000FFU
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_DFI_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_DFI_WIDTH                          8U
+#define LPDDR4__INT_STATUS_DFI__REG DENALI_CTL_342
+#define LPDDR4__INT_STATUS_DFI__FLD LPDDR4__DENALI_CTL_342__INT_STATUS_DFI
+
+#define LPDDR4__DENALI_CTL_342__MC_RESERVED15_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_CTL_342__MC_RESERVED15_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_342__MC_RESERVED15_WIDTH                           8U
+#define LPDDR4__MC_RESERVED15__REG DENALI_CTL_342
+#define LPDDR4__MC_RESERVED15__FLD LPDDR4__DENALI_CTL_342__MC_RESERVED15
+
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_FREQ_MASK                 0x00FF0000U
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_FREQ_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_FREQ_WIDTH                         8U
+#define LPDDR4__INT_STATUS_FREQ__REG DENALI_CTL_342
+#define LPDDR4__INT_STATUS_FREQ__FLD LPDDR4__DENALI_CTL_342__INT_STATUS_FREQ
+
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_INIT_MASK                 0xFF000000U
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_INIT_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_342__INT_STATUS_INIT_WIDTH                         8U
+#define LPDDR4__INT_STATUS_INIT__REG DENALI_CTL_342
+#define LPDDR4__INT_STATUS_INIT__FLD LPDDR4__DENALI_CTL_342__INT_STATUS_INIT
+
+#define LPDDR4__DENALI_CTL_343_READ_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_343_WRITE_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_343__INT_STATUS_MODE_MASK                 0x000000FFU
+#define LPDDR4__DENALI_CTL_343__INT_STATUS_MODE_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_343__INT_STATUS_MODE_WIDTH                         8U
+#define LPDDR4__INT_STATUS_MODE__REG DENALI_CTL_343
+#define LPDDR4__INT_STATUS_MODE__FLD LPDDR4__DENALI_CTL_343__INT_STATUS_MODE
+
+#define LPDDR4__DENALI_CTL_343__INT_STATUS_PARITY_MASK               0x0000FF00U
+#define LPDDR4__DENALI_CTL_343__INT_STATUS_PARITY_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_343__INT_STATUS_PARITY_WIDTH                       8U
+#define LPDDR4__INT_STATUS_PARITY__REG DENALI_CTL_343
+#define LPDDR4__INT_STATUS_PARITY__FLD LPDDR4__DENALI_CTL_343__INT_STATUS_PARITY
+
+#define LPDDR4__DENALI_CTL_344__INT_ACK_TIMEOUT_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_344__INT_ACK_TIMEOUT_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_344__INT_ACK_TIMEOUT_WIDTH                        32U
+#define LPDDR4__INT_ACK_TIMEOUT__REG DENALI_CTL_344
+#define LPDDR4__INT_ACK_TIMEOUT__FLD LPDDR4__DENALI_CTL_344__INT_ACK_TIMEOUT
+
+#define LPDDR4__DENALI_CTL_345__MC_RESERVED16_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_345__MC_RESERVED16_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_345__MC_RESERVED16_WIDTH                          16U
+#define LPDDR4__MC_RESERVED16__REG DENALI_CTL_345
+#define LPDDR4__MC_RESERVED16__FLD LPDDR4__DENALI_CTL_345__MC_RESERVED16
+
+#define LPDDR4__DENALI_CTL_345__INT_ACK_LOWPOWER_MASK                0xFFFF0000U
+#define LPDDR4__DENALI_CTL_345__INT_ACK_LOWPOWER_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_345__INT_ACK_LOWPOWER_WIDTH                       16U
+#define LPDDR4__INT_ACK_LOWPOWER__REG DENALI_CTL_345
+#define LPDDR4__INT_ACK_LOWPOWER__FLD LPDDR4__DENALI_CTL_345__INT_ACK_LOWPOWER
+
+#define LPDDR4__DENALI_CTL_346__MC_RESERVED17_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_346__MC_RESERVED17_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_346__MC_RESERVED17_WIDTH                          16U
+#define LPDDR4__MC_RESERVED17__REG DENALI_CTL_346
+#define LPDDR4__MC_RESERVED17__FLD LPDDR4__DENALI_CTL_346__MC_RESERVED17
+
+#define LPDDR4__DENALI_CTL_346__MC_RESERVED18_MASK                   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_346__MC_RESERVED18_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_346__MC_RESERVED18_WIDTH                          16U
+#define LPDDR4__MC_RESERVED18__REG DENALI_CTL_346
+#define LPDDR4__MC_RESERVED18__FLD LPDDR4__DENALI_CTL_346__MC_RESERVED18
+
+#define LPDDR4__DENALI_CTL_347__INT_ACK_TRAINING_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_347__INT_ACK_TRAINING_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_347__INT_ACK_TRAINING_WIDTH                       32U
+#define LPDDR4__INT_ACK_TRAINING__REG DENALI_CTL_347
+#define LPDDR4__INT_ACK_TRAINING__FLD LPDDR4__DENALI_CTL_347__INT_ACK_TRAINING
+
+#define LPDDR4__DENALI_CTL_348__INT_ACK_USERIF_MASK                  0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_348__INT_ACK_USERIF_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_348__INT_ACK_USERIF_WIDTH                         32U
+#define LPDDR4__INT_ACK_USERIF__REG DENALI_CTL_348
+#define LPDDR4__INT_ACK_USERIF__FLD LPDDR4__DENALI_CTL_348__INT_ACK_USERIF
+
+#define LPDDR4__DENALI_CTL_349__INT_ACK_MISC_MASK                    0x0000FFFFU
+#define LPDDR4__DENALI_CTL_349__INT_ACK_MISC_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_349__INT_ACK_MISC_WIDTH                           16U
+#define LPDDR4__INT_ACK_MISC__REG DENALI_CTL_349
+#define LPDDR4__INT_ACK_MISC__FLD LPDDR4__DENALI_CTL_349__INT_ACK_MISC
+
+#define LPDDR4__DENALI_CTL_349__INT_ACK_BIST_MASK                    0x00FF0000U
+#define LPDDR4__DENALI_CTL_349__INT_ACK_BIST_SHIFT                           16U
+#define LPDDR4__DENALI_CTL_349__INT_ACK_BIST_WIDTH                            8U
+#define LPDDR4__INT_ACK_BIST__REG DENALI_CTL_349
+#define LPDDR4__INT_ACK_BIST__FLD LPDDR4__DENALI_CTL_349__INT_ACK_BIST
+
+#define LPDDR4__DENALI_CTL_349__MC_RESERVED19_MASK                   0xFF000000U
+#define LPDDR4__DENALI_CTL_349__MC_RESERVED19_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_349__MC_RESERVED19_WIDTH                           8U
+#define LPDDR4__MC_RESERVED19__REG DENALI_CTL_349
+#define LPDDR4__MC_RESERVED19__FLD LPDDR4__DENALI_CTL_349__MC_RESERVED19
+
+#define LPDDR4__DENALI_CTL_350__INT_ACK_DFI_MASK                     0x000000FFU
+#define LPDDR4__DENALI_CTL_350__INT_ACK_DFI_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_350__INT_ACK_DFI_WIDTH                             8U
+#define LPDDR4__INT_ACK_DFI__REG DENALI_CTL_350
+#define LPDDR4__INT_ACK_DFI__FLD LPDDR4__DENALI_CTL_350__INT_ACK_DFI
+
+#define LPDDR4__DENALI_CTL_350__MC_RESERVED20_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_CTL_350__MC_RESERVED20_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_350__MC_RESERVED20_WIDTH                           8U
+#define LPDDR4__MC_RESERVED20__REG DENALI_CTL_350
+#define LPDDR4__MC_RESERVED20__FLD LPDDR4__DENALI_CTL_350__MC_RESERVED20
+
+#define LPDDR4__DENALI_CTL_350__INT_ACK_FREQ_MASK                    0x00FF0000U
+#define LPDDR4__DENALI_CTL_350__INT_ACK_FREQ_SHIFT                           16U
+#define LPDDR4__DENALI_CTL_350__INT_ACK_FREQ_WIDTH                            8U
+#define LPDDR4__INT_ACK_FREQ__REG DENALI_CTL_350
+#define LPDDR4__INT_ACK_FREQ__FLD LPDDR4__DENALI_CTL_350__INT_ACK_FREQ
+
+#define LPDDR4__DENALI_CTL_350__INT_ACK_INIT_MASK                    0xFF000000U
+#define LPDDR4__DENALI_CTL_350__INT_ACK_INIT_SHIFT                           24U
+#define LPDDR4__DENALI_CTL_350__INT_ACK_INIT_WIDTH                            8U
+#define LPDDR4__INT_ACK_INIT__REG DENALI_CTL_350
+#define LPDDR4__INT_ACK_INIT__FLD LPDDR4__DENALI_CTL_350__INT_ACK_INIT
+
+#define LPDDR4__DENALI_CTL_351__INT_ACK_MODE_MASK                    0x000000FFU
+#define LPDDR4__DENALI_CTL_351__INT_ACK_MODE_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_351__INT_ACK_MODE_WIDTH                            8U
+#define LPDDR4__INT_ACK_MODE__REG DENALI_CTL_351
+#define LPDDR4__INT_ACK_MODE__FLD LPDDR4__DENALI_CTL_351__INT_ACK_MODE
+
+#define LPDDR4__DENALI_CTL_351__INT_ACK_PARITY_MASK                  0x0000FF00U
+#define LPDDR4__DENALI_CTL_351__INT_ACK_PARITY_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_351__INT_ACK_PARITY_WIDTH                          8U
+#define LPDDR4__INT_ACK_PARITY__REG DENALI_CTL_351
+#define LPDDR4__INT_ACK_PARITY__FLD LPDDR4__DENALI_CTL_351__INT_ACK_PARITY
+
+#define LPDDR4__DENALI_CTL_352_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_352_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_352__INT_MASK_TIMEOUT_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_352__INT_MASK_TIMEOUT_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_352__INT_MASK_TIMEOUT_WIDTH                       32U
+#define LPDDR4__INT_MASK_TIMEOUT__REG DENALI_CTL_352
+#define LPDDR4__INT_MASK_TIMEOUT__FLD LPDDR4__DENALI_CTL_352__INT_MASK_TIMEOUT
+
+#define LPDDR4__DENALI_CTL_353_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_353_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_353__MC_RESERVED21_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_353__MC_RESERVED21_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_353__MC_RESERVED21_WIDTH                          16U
+#define LPDDR4__MC_RESERVED21__REG DENALI_CTL_353
+#define LPDDR4__MC_RESERVED21__FLD LPDDR4__DENALI_CTL_353__MC_RESERVED21
+
+#define LPDDR4__DENALI_CTL_353__INT_MASK_LOWPOWER_MASK               0xFFFF0000U
+#define LPDDR4__DENALI_CTL_353__INT_MASK_LOWPOWER_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_353__INT_MASK_LOWPOWER_WIDTH                      16U
+#define LPDDR4__INT_MASK_LOWPOWER__REG DENALI_CTL_353
+#define LPDDR4__INT_MASK_LOWPOWER__FLD LPDDR4__DENALI_CTL_353__INT_MASK_LOWPOWER
+
+#define LPDDR4__DENALI_CTL_354_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_354_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_354__MC_RESERVED22_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_354__MC_RESERVED22_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_354__MC_RESERVED22_WIDTH                          16U
+#define LPDDR4__MC_RESERVED22__REG DENALI_CTL_354
+#define LPDDR4__MC_RESERVED22__FLD LPDDR4__DENALI_CTL_354__MC_RESERVED22
+
+#define LPDDR4__DENALI_CTL_354__MC_RESERVED23_MASK                   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_354__MC_RESERVED23_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_354__MC_RESERVED23_WIDTH                          16U
+#define LPDDR4__MC_RESERVED23__REG DENALI_CTL_354
+#define LPDDR4__MC_RESERVED23__FLD LPDDR4__DENALI_CTL_354__MC_RESERVED23
+
+#define LPDDR4__DENALI_CTL_355_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_355_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_355__INT_MASK_TRAINING_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_355__INT_MASK_TRAINING_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_355__INT_MASK_TRAINING_WIDTH                      32U
+#define LPDDR4__INT_MASK_TRAINING__REG DENALI_CTL_355
+#define LPDDR4__INT_MASK_TRAINING__FLD LPDDR4__DENALI_CTL_355__INT_MASK_TRAINING
+
+#define LPDDR4__DENALI_CTL_356_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_356_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_356__INT_MASK_USERIF_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_356__INT_MASK_USERIF_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_356__INT_MASK_USERIF_WIDTH                        32U
+#define LPDDR4__INT_MASK_USERIF__REG DENALI_CTL_356
+#define LPDDR4__INT_MASK_USERIF__FLD LPDDR4__DENALI_CTL_356__INT_MASK_USERIF
+
+#define LPDDR4__DENALI_CTL_357_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_357_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_357__INT_MASK_MISC_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_CTL_357__INT_MASK_MISC_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_357__INT_MASK_MISC_WIDTH                          16U
+#define LPDDR4__INT_MASK_MISC__REG DENALI_CTL_357
+#define LPDDR4__INT_MASK_MISC__FLD LPDDR4__DENALI_CTL_357__INT_MASK_MISC
+
+#define LPDDR4__DENALI_CTL_357__INT_MASK_BIST_MASK                   0x00FF0000U
+#define LPDDR4__DENALI_CTL_357__INT_MASK_BIST_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_357__INT_MASK_BIST_WIDTH                           8U
+#define LPDDR4__INT_MASK_BIST__REG DENALI_CTL_357
+#define LPDDR4__INT_MASK_BIST__FLD LPDDR4__DENALI_CTL_357__INT_MASK_BIST
+
+#define LPDDR4__DENALI_CTL_357__MC_RESERVED24_MASK                   0xFF000000U
+#define LPDDR4__DENALI_CTL_357__MC_RESERVED24_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_357__MC_RESERVED24_WIDTH                           8U
+#define LPDDR4__MC_RESERVED24__REG DENALI_CTL_357
+#define LPDDR4__MC_RESERVED24__FLD LPDDR4__DENALI_CTL_357__MC_RESERVED24
+
+#define LPDDR4__DENALI_CTL_358_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_358_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_358__INT_MASK_DFI_MASK                    0x000000FFU
+#define LPDDR4__DENALI_CTL_358__INT_MASK_DFI_SHIFT                            0U
+#define LPDDR4__DENALI_CTL_358__INT_MASK_DFI_WIDTH                            8U
+#define LPDDR4__INT_MASK_DFI__REG DENALI_CTL_358
+#define LPDDR4__INT_MASK_DFI__FLD LPDDR4__DENALI_CTL_358__INT_MASK_DFI
+
+#define LPDDR4__DENALI_CTL_358__MC_RESERVED25_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_CTL_358__MC_RESERVED25_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_358__MC_RESERVED25_WIDTH                           8U
+#define LPDDR4__MC_RESERVED25__REG DENALI_CTL_358
+#define LPDDR4__MC_RESERVED25__FLD LPDDR4__DENALI_CTL_358__MC_RESERVED25
+
+#define LPDDR4__DENALI_CTL_358__INT_MASK_FREQ_MASK                   0x00FF0000U
+#define LPDDR4__DENALI_CTL_358__INT_MASK_FREQ_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_358__INT_MASK_FREQ_WIDTH                           8U
+#define LPDDR4__INT_MASK_FREQ__REG DENALI_CTL_358
+#define LPDDR4__INT_MASK_FREQ__FLD LPDDR4__DENALI_CTL_358__INT_MASK_FREQ
+
+#define LPDDR4__DENALI_CTL_358__INT_MASK_INIT_MASK                   0xFF000000U
+#define LPDDR4__DENALI_CTL_358__INT_MASK_INIT_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_358__INT_MASK_INIT_WIDTH                           8U
+#define LPDDR4__INT_MASK_INIT__REG DENALI_CTL_358
+#define LPDDR4__INT_MASK_INIT__FLD LPDDR4__DENALI_CTL_358__INT_MASK_INIT
+
+#define LPDDR4__DENALI_CTL_359_READ_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_CTL_359_WRITE_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_CTL_359__INT_MASK_MODE_MASK                   0x000000FFU
+#define LPDDR4__DENALI_CTL_359__INT_MASK_MODE_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_359__INT_MASK_MODE_WIDTH                           8U
+#define LPDDR4__INT_MASK_MODE__REG DENALI_CTL_359
+#define LPDDR4__INT_MASK_MODE__FLD LPDDR4__DENALI_CTL_359__INT_MASK_MODE
+
+#define LPDDR4__DENALI_CTL_359__INT_MASK_PARITY_MASK                 0x0000FF00U
+#define LPDDR4__DENALI_CTL_359__INT_MASK_PARITY_SHIFT                         8U
+#define LPDDR4__DENALI_CTL_359__INT_MASK_PARITY_WIDTH                         8U
+#define LPDDR4__INT_MASK_PARITY__REG DENALI_CTL_359
+#define LPDDR4__INT_MASK_PARITY__FLD LPDDR4__DENALI_CTL_359__INT_MASK_PARITY
+
+#define LPDDR4__DENALI_CTL_360_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_360_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_360__OUT_OF_RANGE_ADDR_0_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_360__OUT_OF_RANGE_ADDR_0_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_360__OUT_OF_RANGE_ADDR_0_WIDTH                    32U
+#define LPDDR4__OUT_OF_RANGE_ADDR_0__REG DENALI_CTL_360
+#define LPDDR4__OUT_OF_RANGE_ADDR_0__FLD LPDDR4__DENALI_CTL_360__OUT_OF_RANGE_ADDR_0
+
+#define LPDDR4__DENALI_CTL_361_READ_MASK                             0x7F07FF01U
+#define LPDDR4__DENALI_CTL_361_WRITE_MASK                            0x7F07FF01U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_ADDR_1_MASK             0x00000001U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_ADDR_1_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_ADDR_1_WIDTH                     1U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_ADDR_1_WOCLR                     0U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_ADDR_1_WOSET                     0U
+#define LPDDR4__OUT_OF_RANGE_ADDR_1__REG DENALI_CTL_361
+#define LPDDR4__OUT_OF_RANGE_ADDR_1__FLD LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_ADDR_1
+
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_LENGTH_MASK             0x0007FF00U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_LENGTH_SHIFT                     8U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_LENGTH_WIDTH                    11U
+#define LPDDR4__OUT_OF_RANGE_LENGTH__REG DENALI_CTL_361
+#define LPDDR4__OUT_OF_RANGE_LENGTH__FLD LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_LENGTH
+
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_TYPE_MASK               0x7F000000U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_TYPE_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_TYPE_WIDTH                       7U
+#define LPDDR4__OUT_OF_RANGE_TYPE__REG DENALI_CTL_361
+#define LPDDR4__OUT_OF_RANGE_TYPE__FLD LPDDR4__DENALI_CTL_361__OUT_OF_RANGE_TYPE
+
+#define LPDDR4__DENALI_CTL_362_READ_MASK                             0x0000003FU
+#define LPDDR4__DENALI_CTL_362_WRITE_MASK                            0x0000003FU
+#define LPDDR4__DENALI_CTL_362__OUT_OF_RANGE_SOURCE_ID_MASK          0x0000003FU
+#define LPDDR4__DENALI_CTL_362__OUT_OF_RANGE_SOURCE_ID_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_362__OUT_OF_RANGE_SOURCE_ID_WIDTH                  6U
+#define LPDDR4__OUT_OF_RANGE_SOURCE_ID__REG DENALI_CTL_362
+#define LPDDR4__OUT_OF_RANGE_SOURCE_ID__FLD LPDDR4__DENALI_CTL_362__OUT_OF_RANGE_SOURCE_ID
+
+#define LPDDR4__DENALI_CTL_363_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_363_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_363__BIST_EXP_DATA_0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_363__BIST_EXP_DATA_0_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_363__BIST_EXP_DATA_0_WIDTH                        32U
+#define LPDDR4__BIST_EXP_DATA_0__REG DENALI_CTL_363
+#define LPDDR4__BIST_EXP_DATA_0__FLD LPDDR4__DENALI_CTL_363__BIST_EXP_DATA_0
+
+#define LPDDR4__DENALI_CTL_364_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_364_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_364__BIST_EXP_DATA_1_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_364__BIST_EXP_DATA_1_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_364__BIST_EXP_DATA_1_WIDTH                        32U
+#define LPDDR4__BIST_EXP_DATA_1__REG DENALI_CTL_364
+#define LPDDR4__BIST_EXP_DATA_1__FLD LPDDR4__DENALI_CTL_364__BIST_EXP_DATA_1
+
+#define LPDDR4__DENALI_CTL_365_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_365_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_365__BIST_FAIL_DATA_0_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_365__BIST_FAIL_DATA_0_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_365__BIST_FAIL_DATA_0_WIDTH                       32U
+#define LPDDR4__BIST_FAIL_DATA_0__REG DENALI_CTL_365
+#define LPDDR4__BIST_FAIL_DATA_0__FLD LPDDR4__DENALI_CTL_365__BIST_FAIL_DATA_0
+
+#define LPDDR4__DENALI_CTL_366_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_366_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_366__BIST_FAIL_DATA_1_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_366__BIST_FAIL_DATA_1_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_366__BIST_FAIL_DATA_1_WIDTH                       32U
+#define LPDDR4__BIST_FAIL_DATA_1__REG DENALI_CTL_366
+#define LPDDR4__BIST_FAIL_DATA_1__FLD LPDDR4__DENALI_CTL_366__BIST_FAIL_DATA_1
+
+#define LPDDR4__DENALI_CTL_367_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_367_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_367__BIST_FAIL_ADDR_0_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_367__BIST_FAIL_ADDR_0_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_367__BIST_FAIL_ADDR_0_WIDTH                       32U
+#define LPDDR4__BIST_FAIL_ADDR_0__REG DENALI_CTL_367
+#define LPDDR4__BIST_FAIL_ADDR_0__FLD LPDDR4__DENALI_CTL_367__BIST_FAIL_ADDR_0
+
+#define LPDDR4__DENALI_CTL_368_READ_MASK                             0x00000001U
+#define LPDDR4__DENALI_CTL_368_WRITE_MASK                            0x00000001U
+#define LPDDR4__DENALI_CTL_368__BIST_FAIL_ADDR_1_MASK                0x00000001U
+#define LPDDR4__DENALI_CTL_368__BIST_FAIL_ADDR_1_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_368__BIST_FAIL_ADDR_1_WIDTH                        1U
+#define LPDDR4__DENALI_CTL_368__BIST_FAIL_ADDR_1_WOCLR                        0U
+#define LPDDR4__DENALI_CTL_368__BIST_FAIL_ADDR_1_WOSET                        0U
+#define LPDDR4__BIST_FAIL_ADDR_1__REG DENALI_CTL_368
+#define LPDDR4__BIST_FAIL_ADDR_1__FLD LPDDR4__DENALI_CTL_368__BIST_FAIL_ADDR_1
+
+#define LPDDR4__DENALI_CTL_369_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_369_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_369__PORT_CMD_ERROR_ADDR_0_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_369__PORT_CMD_ERROR_ADDR_0_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_369__PORT_CMD_ERROR_ADDR_0_WIDTH                  32U
+#define LPDDR4__PORT_CMD_ERROR_ADDR_0__REG DENALI_CTL_369
+#define LPDDR4__PORT_CMD_ERROR_ADDR_0__FLD LPDDR4__DENALI_CTL_369__PORT_CMD_ERROR_ADDR_0
+
+#define LPDDR4__DENALI_CTL_370_READ_MASK                             0xFF033F01U
+#define LPDDR4__DENALI_CTL_370_WRITE_MASK                            0xFF033F01U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ADDR_1_MASK           0x00000001U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ADDR_1_SHIFT                   0U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ADDR_1_WIDTH                   1U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ADDR_1_WOCLR                   0U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ADDR_1_WOSET                   0U
+#define LPDDR4__PORT_CMD_ERROR_ADDR_1__REG DENALI_CTL_370
+#define LPDDR4__PORT_CMD_ERROR_ADDR_1__FLD LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ADDR_1
+
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ID_MASK               0x00003F00U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ID_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ID_WIDTH                       6U
+#define LPDDR4__PORT_CMD_ERROR_ID__REG DENALI_CTL_370
+#define LPDDR4__PORT_CMD_ERROR_ID__FLD LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_ID
+
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_TYPE_MASK             0x00030000U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_TYPE_SHIFT                    16U
+#define LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_TYPE_WIDTH                     2U
+#define LPDDR4__PORT_CMD_ERROR_TYPE__REG DENALI_CTL_370
+#define LPDDR4__PORT_CMD_ERROR_TYPE__FLD LPDDR4__DENALI_CTL_370__PORT_CMD_ERROR_TYPE
+
+#define LPDDR4__DENALI_CTL_370__TODTL_2CMD_F0_MASK                   0xFF000000U
+#define LPDDR4__DENALI_CTL_370__TODTL_2CMD_F0_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_370__TODTL_2CMD_F0_WIDTH                           8U
+#define LPDDR4__TODTL_2CMD_F0__REG DENALI_CTL_370
+#define LPDDR4__TODTL_2CMD_F0__FLD LPDDR4__DENALI_CTL_370__TODTL_2CMD_F0
+
+#define LPDDR4__DENALI_CTL_371_READ_MASK                             0x0FFF0F0FU
+#define LPDDR4__DENALI_CTL_371_WRITE_MASK                            0x0FFF0F0FU
+#define LPDDR4__DENALI_CTL_371__TODTH_WR_F0_MASK                     0x0000000FU
+#define LPDDR4__DENALI_CTL_371__TODTH_WR_F0_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_371__TODTH_WR_F0_WIDTH                             4U
+#define LPDDR4__TODTH_WR_F0__REG DENALI_CTL_371
+#define LPDDR4__TODTH_WR_F0__FLD LPDDR4__DENALI_CTL_371__TODTH_WR_F0
+
+#define LPDDR4__DENALI_CTL_371__TODTH_RD_F0_MASK                     0x00000F00U
+#define LPDDR4__DENALI_CTL_371__TODTH_RD_F0_SHIFT                             8U
+#define LPDDR4__DENALI_CTL_371__TODTH_RD_F0_WIDTH                             4U
+#define LPDDR4__TODTH_RD_F0__REG DENALI_CTL_371
+#define LPDDR4__TODTH_RD_F0__FLD LPDDR4__DENALI_CTL_371__TODTH_RD_F0
+
+#define LPDDR4__DENALI_CTL_371__TODTL_2CMD_F1_MASK                   0x00FF0000U
+#define LPDDR4__DENALI_CTL_371__TODTL_2CMD_F1_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_371__TODTL_2CMD_F1_WIDTH                           8U
+#define LPDDR4__TODTL_2CMD_F1__REG DENALI_CTL_371
+#define LPDDR4__TODTL_2CMD_F1__FLD LPDDR4__DENALI_CTL_371__TODTL_2CMD_F1
+
+#define LPDDR4__DENALI_CTL_371__TODTH_WR_F1_MASK                     0x0F000000U
+#define LPDDR4__DENALI_CTL_371__TODTH_WR_F1_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_371__TODTH_WR_F1_WIDTH                             4U
+#define LPDDR4__TODTH_WR_F1__REG DENALI_CTL_371
+#define LPDDR4__TODTH_WR_F1__FLD LPDDR4__DENALI_CTL_371__TODTH_WR_F1
+
+#define LPDDR4__DENALI_CTL_372_READ_MASK                             0x0F0FFF0FU
+#define LPDDR4__DENALI_CTL_372_WRITE_MASK                            0x0F0FFF0FU
+#define LPDDR4__DENALI_CTL_372__TODTH_RD_F1_MASK                     0x0000000FU
+#define LPDDR4__DENALI_CTL_372__TODTH_RD_F1_SHIFT                             0U
+#define LPDDR4__DENALI_CTL_372__TODTH_RD_F1_WIDTH                             4U
+#define LPDDR4__TODTH_RD_F1__REG DENALI_CTL_372
+#define LPDDR4__TODTH_RD_F1__FLD LPDDR4__DENALI_CTL_372__TODTH_RD_F1
+
+#define LPDDR4__DENALI_CTL_372__TODTL_2CMD_F2_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_CTL_372__TODTL_2CMD_F2_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_372__TODTL_2CMD_F2_WIDTH                           8U
+#define LPDDR4__TODTL_2CMD_F2__REG DENALI_CTL_372
+#define LPDDR4__TODTL_2CMD_F2__FLD LPDDR4__DENALI_CTL_372__TODTL_2CMD_F2
+
+#define LPDDR4__DENALI_CTL_372__TODTH_WR_F2_MASK                     0x000F0000U
+#define LPDDR4__DENALI_CTL_372__TODTH_WR_F2_SHIFT                            16U
+#define LPDDR4__DENALI_CTL_372__TODTH_WR_F2_WIDTH                             4U
+#define LPDDR4__TODTH_WR_F2__REG DENALI_CTL_372
+#define LPDDR4__TODTH_WR_F2__FLD LPDDR4__DENALI_CTL_372__TODTH_WR_F2
+
+#define LPDDR4__DENALI_CTL_372__TODTH_RD_F2_MASK                     0x0F000000U
+#define LPDDR4__DENALI_CTL_372__TODTH_RD_F2_SHIFT                            24U
+#define LPDDR4__DENALI_CTL_372__TODTH_RD_F2_WIDTH                             4U
+#define LPDDR4__TODTH_RD_F2__REG DENALI_CTL_372
+#define LPDDR4__TODTH_RD_F2__FLD LPDDR4__DENALI_CTL_372__TODTH_RD_F2
+
+#define LPDDR4__DENALI_CTL_373_READ_MASK                             0x01010101U
+#define LPDDR4__DENALI_CTL_373_WRITE_MASK                            0x01010101U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F0_MASK                       0x00000001U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F0_SHIFT                               0U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F0_WIDTH                               1U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F0_WOCLR                               0U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F0_WOSET                               0U
+#define LPDDR4__ODT_EN_F0__REG DENALI_CTL_373
+#define LPDDR4__ODT_EN_F0__FLD LPDDR4__DENALI_CTL_373__ODT_EN_F0
+
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F1_MASK                       0x00000100U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F1_SHIFT                               8U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F1_WIDTH                               1U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F1_WOCLR                               0U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F1_WOSET                               0U
+#define LPDDR4__ODT_EN_F1__REG DENALI_CTL_373
+#define LPDDR4__ODT_EN_F1__FLD LPDDR4__DENALI_CTL_373__ODT_EN_F1
+
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F2_MASK                       0x00010000U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F2_SHIFT                              16U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F2_WIDTH                               1U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F2_WOCLR                               0U
+#define LPDDR4__DENALI_CTL_373__ODT_EN_F2_WOSET                               0U
+#define LPDDR4__ODT_EN_F2__REG DENALI_CTL_373
+#define LPDDR4__ODT_EN_F2__FLD LPDDR4__DENALI_CTL_373__ODT_EN_F2
+
+#define LPDDR4__DENALI_CTL_373__EN_ODT_ASSERT_EXCEPT_RD_MASK         0x01000000U
+#define LPDDR4__DENALI_CTL_373__EN_ODT_ASSERT_EXCEPT_RD_SHIFT                24U
+#define LPDDR4__DENALI_CTL_373__EN_ODT_ASSERT_EXCEPT_RD_WIDTH                 1U
+#define LPDDR4__DENALI_CTL_373__EN_ODT_ASSERT_EXCEPT_RD_WOCLR                 0U
+#define LPDDR4__DENALI_CTL_373__EN_ODT_ASSERT_EXCEPT_RD_WOSET                 0U
+#define LPDDR4__EN_ODT_ASSERT_EXCEPT_RD__REG DENALI_CTL_373
+#define LPDDR4__EN_ODT_ASSERT_EXCEPT_RD__FLD LPDDR4__DENALI_CTL_373__EN_ODT_ASSERT_EXCEPT_RD
+
+#define LPDDR4__DENALI_CTL_374_READ_MASK                             0x033F3F3FU
+#define LPDDR4__DENALI_CTL_374_WRITE_MASK                            0x033F3F3FU
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F0_MASK                   0x0000003FU
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F0_WIDTH                           6U
+#define LPDDR4__WR_TO_ODTH_F0__REG DENALI_CTL_374
+#define LPDDR4__WR_TO_ODTH_F0__FLD LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F0
+
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F1_MASK                   0x00003F00U
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F1_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F1_WIDTH                           6U
+#define LPDDR4__WR_TO_ODTH_F1__REG DENALI_CTL_374
+#define LPDDR4__WR_TO_ODTH_F1__FLD LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F1
+
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F2_MASK                   0x003F0000U
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F2_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F2_WIDTH                           6U
+#define LPDDR4__WR_TO_ODTH_F2__REG DENALI_CTL_374
+#define LPDDR4__WR_TO_ODTH_F2__FLD LPDDR4__DENALI_CTL_374__WR_TO_ODTH_F2
+
+#define LPDDR4__DENALI_CTL_374__ODT_RD_MAP_CS0_MASK                  0x03000000U
+#define LPDDR4__DENALI_CTL_374__ODT_RD_MAP_CS0_SHIFT                         24U
+#define LPDDR4__DENALI_CTL_374__ODT_RD_MAP_CS0_WIDTH                          2U
+#define LPDDR4__ODT_RD_MAP_CS0__REG DENALI_CTL_374
+#define LPDDR4__ODT_RD_MAP_CS0__FLD LPDDR4__DENALI_CTL_374__ODT_RD_MAP_CS0
+
+#define LPDDR4__DENALI_CTL_375_READ_MASK                             0x3F030303U
+#define LPDDR4__DENALI_CTL_375_WRITE_MASK                            0x3F030303U
+#define LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS0_MASK                  0x00000003U
+#define LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS0_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS0_WIDTH                          2U
+#define LPDDR4__ODT_WR_MAP_CS0__REG DENALI_CTL_375
+#define LPDDR4__ODT_WR_MAP_CS0__FLD LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS0
+
+#define LPDDR4__DENALI_CTL_375__ODT_RD_MAP_CS1_MASK                  0x00000300U
+#define LPDDR4__DENALI_CTL_375__ODT_RD_MAP_CS1_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_375__ODT_RD_MAP_CS1_WIDTH                          2U
+#define LPDDR4__ODT_RD_MAP_CS1__REG DENALI_CTL_375
+#define LPDDR4__ODT_RD_MAP_CS1__FLD LPDDR4__DENALI_CTL_375__ODT_RD_MAP_CS1
+
+#define LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS1_MASK                  0x00030000U
+#define LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS1_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS1_WIDTH                          2U
+#define LPDDR4__ODT_WR_MAP_CS1__REG DENALI_CTL_375
+#define LPDDR4__ODT_WR_MAP_CS1__FLD LPDDR4__DENALI_CTL_375__ODT_WR_MAP_CS1
+
+#define LPDDR4__DENALI_CTL_375__RD_TO_ODTH_F0_MASK                   0x3F000000U
+#define LPDDR4__DENALI_CTL_375__RD_TO_ODTH_F0_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_375__RD_TO_ODTH_F0_WIDTH                           6U
+#define LPDDR4__RD_TO_ODTH_F0__REG DENALI_CTL_375
+#define LPDDR4__RD_TO_ODTH_F0__FLD LPDDR4__DENALI_CTL_375__RD_TO_ODTH_F0
+
+#define LPDDR4__DENALI_CTL_376_READ_MASK                             0x1F1F3F3FU
+#define LPDDR4__DENALI_CTL_376_WRITE_MASK                            0x1F1F3F3FU
+#define LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F1_MASK                   0x0000003FU
+#define LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F1_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F1_WIDTH                           6U
+#define LPDDR4__RD_TO_ODTH_F1__REG DENALI_CTL_376
+#define LPDDR4__RD_TO_ODTH_F1__FLD LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F1
+
+#define LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F2_MASK                   0x00003F00U
+#define LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F2_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F2_WIDTH                           6U
+#define LPDDR4__RD_TO_ODTH_F2__REG DENALI_CTL_376
+#define LPDDR4__RD_TO_ODTH_F2__FLD LPDDR4__DENALI_CTL_376__RD_TO_ODTH_F2
+
+#define LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F0_MASK                   0x001F0000U
+#define LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F0_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F0_WIDTH                           5U
+#define LPDDR4__RW2MRW_DLY_F0__REG DENALI_CTL_376
+#define LPDDR4__RW2MRW_DLY_F0__FLD LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F0
+
+#define LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F1_MASK                   0x1F000000U
+#define LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F1_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F1_WIDTH                           5U
+#define LPDDR4__RW2MRW_DLY_F1__REG DENALI_CTL_376
+#define LPDDR4__RW2MRW_DLY_F1__FLD LPDDR4__DENALI_CTL_376__RW2MRW_DLY_F1
+
+#define LPDDR4__DENALI_CTL_377_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_377_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_377__RW2MRW_DLY_F2_MASK                   0x0000001FU
+#define LPDDR4__DENALI_CTL_377__RW2MRW_DLY_F2_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_377__RW2MRW_DLY_F2_WIDTH                           5U
+#define LPDDR4__RW2MRW_DLY_F2__REG DENALI_CTL_377
+#define LPDDR4__RW2MRW_DLY_F2__FLD LPDDR4__DENALI_CTL_377__RW2MRW_DLY_F2
+
+#define LPDDR4__DENALI_CTL_377__R2R_DIFFCS_DLY_F0_MASK               0x00001F00U
+#define LPDDR4__DENALI_CTL_377__R2R_DIFFCS_DLY_F0_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_377__R2R_DIFFCS_DLY_F0_WIDTH                       5U
+#define LPDDR4__R2R_DIFFCS_DLY_F0__REG DENALI_CTL_377
+#define LPDDR4__R2R_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_377__R2R_DIFFCS_DLY_F0
+
+#define LPDDR4__DENALI_CTL_377__R2W_DIFFCS_DLY_F0_MASK               0x001F0000U
+#define LPDDR4__DENALI_CTL_377__R2W_DIFFCS_DLY_F0_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_377__R2W_DIFFCS_DLY_F0_WIDTH                       5U
+#define LPDDR4__R2W_DIFFCS_DLY_F0__REG DENALI_CTL_377
+#define LPDDR4__R2W_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_377__R2W_DIFFCS_DLY_F0
+
+#define LPDDR4__DENALI_CTL_377__W2R_DIFFCS_DLY_F0_MASK               0x1F000000U
+#define LPDDR4__DENALI_CTL_377__W2R_DIFFCS_DLY_F0_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_377__W2R_DIFFCS_DLY_F0_WIDTH                       5U
+#define LPDDR4__W2R_DIFFCS_DLY_F0__REG DENALI_CTL_377
+#define LPDDR4__W2R_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_377__W2R_DIFFCS_DLY_F0
+
+#define LPDDR4__DENALI_CTL_378_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_378_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_378__W2W_DIFFCS_DLY_F0_MASK               0x0000001FU
+#define LPDDR4__DENALI_CTL_378__W2W_DIFFCS_DLY_F0_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_378__W2W_DIFFCS_DLY_F0_WIDTH                       5U
+#define LPDDR4__W2W_DIFFCS_DLY_F0__REG DENALI_CTL_378
+#define LPDDR4__W2W_DIFFCS_DLY_F0__FLD LPDDR4__DENALI_CTL_378__W2W_DIFFCS_DLY_F0
+
+#define LPDDR4__DENALI_CTL_378__R2R_DIFFCS_DLY_F1_MASK               0x00001F00U
+#define LPDDR4__DENALI_CTL_378__R2R_DIFFCS_DLY_F1_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_378__R2R_DIFFCS_DLY_F1_WIDTH                       5U
+#define LPDDR4__R2R_DIFFCS_DLY_F1__REG DENALI_CTL_378
+#define LPDDR4__R2R_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_378__R2R_DIFFCS_DLY_F1
+
+#define LPDDR4__DENALI_CTL_378__R2W_DIFFCS_DLY_F1_MASK               0x001F0000U
+#define LPDDR4__DENALI_CTL_378__R2W_DIFFCS_DLY_F1_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_378__R2W_DIFFCS_DLY_F1_WIDTH                       5U
+#define LPDDR4__R2W_DIFFCS_DLY_F1__REG DENALI_CTL_378
+#define LPDDR4__R2W_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_378__R2W_DIFFCS_DLY_F1
+
+#define LPDDR4__DENALI_CTL_378__W2R_DIFFCS_DLY_F1_MASK               0x1F000000U
+#define LPDDR4__DENALI_CTL_378__W2R_DIFFCS_DLY_F1_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_378__W2R_DIFFCS_DLY_F1_WIDTH                       5U
+#define LPDDR4__W2R_DIFFCS_DLY_F1__REG DENALI_CTL_378
+#define LPDDR4__W2R_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_378__W2R_DIFFCS_DLY_F1
+
+#define LPDDR4__DENALI_CTL_379_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_379_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_379__W2W_DIFFCS_DLY_F1_MASK               0x0000001FU
+#define LPDDR4__DENALI_CTL_379__W2W_DIFFCS_DLY_F1_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_379__W2W_DIFFCS_DLY_F1_WIDTH                       5U
+#define LPDDR4__W2W_DIFFCS_DLY_F1__REG DENALI_CTL_379
+#define LPDDR4__W2W_DIFFCS_DLY_F1__FLD LPDDR4__DENALI_CTL_379__W2W_DIFFCS_DLY_F1
+
+#define LPDDR4__DENALI_CTL_379__R2R_DIFFCS_DLY_F2_MASK               0x00001F00U
+#define LPDDR4__DENALI_CTL_379__R2R_DIFFCS_DLY_F2_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_379__R2R_DIFFCS_DLY_F2_WIDTH                       5U
+#define LPDDR4__R2R_DIFFCS_DLY_F2__REG DENALI_CTL_379
+#define LPDDR4__R2R_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_379__R2R_DIFFCS_DLY_F2
+
+#define LPDDR4__DENALI_CTL_379__R2W_DIFFCS_DLY_F2_MASK               0x001F0000U
+#define LPDDR4__DENALI_CTL_379__R2W_DIFFCS_DLY_F2_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_379__R2W_DIFFCS_DLY_F2_WIDTH                       5U
+#define LPDDR4__R2W_DIFFCS_DLY_F2__REG DENALI_CTL_379
+#define LPDDR4__R2W_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_379__R2W_DIFFCS_DLY_F2
+
+#define LPDDR4__DENALI_CTL_379__W2R_DIFFCS_DLY_F2_MASK               0x1F000000U
+#define LPDDR4__DENALI_CTL_379__W2R_DIFFCS_DLY_F2_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_379__W2R_DIFFCS_DLY_F2_WIDTH                       5U
+#define LPDDR4__W2R_DIFFCS_DLY_F2__REG DENALI_CTL_379
+#define LPDDR4__W2R_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_379__W2R_DIFFCS_DLY_F2
+
+#define LPDDR4__DENALI_CTL_380_READ_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_380_WRITE_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_CTL_380__W2W_DIFFCS_DLY_F2_MASK               0x0000001FU
+#define LPDDR4__DENALI_CTL_380__W2W_DIFFCS_DLY_F2_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_380__W2W_DIFFCS_DLY_F2_WIDTH                       5U
+#define LPDDR4__W2W_DIFFCS_DLY_F2__REG DENALI_CTL_380
+#define LPDDR4__W2W_DIFFCS_DLY_F2__FLD LPDDR4__DENALI_CTL_380__W2W_DIFFCS_DLY_F2
+
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F0_MASK               0x00001F00U
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F0_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F0_WIDTH                       5U
+#define LPDDR4__R2W_SAMECS_DLY_F0__REG DENALI_CTL_380
+#define LPDDR4__R2W_SAMECS_DLY_F0__FLD LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F0
+
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F1_MASK               0x001F0000U
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F1_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F1_WIDTH                       5U
+#define LPDDR4__R2W_SAMECS_DLY_F1__REG DENALI_CTL_380
+#define LPDDR4__R2W_SAMECS_DLY_F1__FLD LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F1
+
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F2_MASK               0x1F000000U
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F2_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F2_WIDTH                       5U
+#define LPDDR4__R2W_SAMECS_DLY_F2__REG DENALI_CTL_380
+#define LPDDR4__R2W_SAMECS_DLY_F2__FLD LPDDR4__DENALI_CTL_380__R2W_SAMECS_DLY_F2
+
+#define LPDDR4__DENALI_CTL_381_READ_MASK                             0x0F1F1F1FU
+#define LPDDR4__DENALI_CTL_381_WRITE_MASK                            0x0F1F1F1FU
+#define LPDDR4__DENALI_CTL_381__R2R_SAMECS_DLY_MASK                  0x0000001FU
+#define LPDDR4__DENALI_CTL_381__R2R_SAMECS_DLY_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_381__R2R_SAMECS_DLY_WIDTH                          5U
+#define LPDDR4__R2R_SAMECS_DLY__REG DENALI_CTL_381
+#define LPDDR4__R2R_SAMECS_DLY__FLD LPDDR4__DENALI_CTL_381__R2R_SAMECS_DLY
+
+#define LPDDR4__DENALI_CTL_381__W2R_SAMECS_DLY_MASK                  0x00001F00U
+#define LPDDR4__DENALI_CTL_381__W2R_SAMECS_DLY_SHIFT                          8U
+#define LPDDR4__DENALI_CTL_381__W2R_SAMECS_DLY_WIDTH                          5U
+#define LPDDR4__W2R_SAMECS_DLY__REG DENALI_CTL_381
+#define LPDDR4__W2R_SAMECS_DLY__FLD LPDDR4__DENALI_CTL_381__W2R_SAMECS_DLY
+
+#define LPDDR4__DENALI_CTL_381__W2W_SAMECS_DLY_MASK                  0x001F0000U
+#define LPDDR4__DENALI_CTL_381__W2W_SAMECS_DLY_SHIFT                         16U
+#define LPDDR4__DENALI_CTL_381__W2W_SAMECS_DLY_WIDTH                          5U
+#define LPDDR4__W2W_SAMECS_DLY__REG DENALI_CTL_381
+#define LPDDR4__W2W_SAMECS_DLY__FLD LPDDR4__DENALI_CTL_381__W2W_SAMECS_DLY
+
+#define LPDDR4__DENALI_CTL_381__TDQSCK_MAX_F0_MASK                   0x0F000000U
+#define LPDDR4__DENALI_CTL_381__TDQSCK_MAX_F0_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_381__TDQSCK_MAX_F0_WIDTH                           4U
+#define LPDDR4__TDQSCK_MAX_F0__REG DENALI_CTL_381
+#define LPDDR4__TDQSCK_MAX_F0__FLD LPDDR4__DENALI_CTL_381__TDQSCK_MAX_F0
+
+#define LPDDR4__DENALI_CTL_382_READ_MASK                             0x0F070F07U
+#define LPDDR4__DENALI_CTL_382_WRITE_MASK                            0x0F070F07U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F0_MASK                   0x00000007U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F0_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F0_WIDTH                           3U
+#define LPDDR4__TDQSCK_MIN_F0__REG DENALI_CTL_382
+#define LPDDR4__TDQSCK_MIN_F0__FLD LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F0
+
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F1_MASK                   0x00000F00U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F1_SHIFT                           8U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F1_WIDTH                           4U
+#define LPDDR4__TDQSCK_MAX_F1__REG DENALI_CTL_382
+#define LPDDR4__TDQSCK_MAX_F1__FLD LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F1
+
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F1_MASK                   0x00070000U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F1_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F1_WIDTH                           3U
+#define LPDDR4__TDQSCK_MIN_F1__REG DENALI_CTL_382
+#define LPDDR4__TDQSCK_MIN_F1__FLD LPDDR4__DENALI_CTL_382__TDQSCK_MIN_F1
+
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F2_MASK                   0x0F000000U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F2_SHIFT                          24U
+#define LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F2_WIDTH                           4U
+#define LPDDR4__TDQSCK_MAX_F2__REG DENALI_CTL_382
+#define LPDDR4__TDQSCK_MAX_F2__FLD LPDDR4__DENALI_CTL_382__TDQSCK_MAX_F2
+
+#define LPDDR4__DENALI_CTL_383_READ_MASK                             0x07010107U
+#define LPDDR4__DENALI_CTL_383_WRITE_MASK                            0x07010107U
+#define LPDDR4__DENALI_CTL_383__TDQSCK_MIN_F2_MASK                   0x00000007U
+#define LPDDR4__DENALI_CTL_383__TDQSCK_MIN_F2_SHIFT                           0U
+#define LPDDR4__DENALI_CTL_383__TDQSCK_MIN_F2_WIDTH                           3U
+#define LPDDR4__TDQSCK_MIN_F2__REG DENALI_CTL_383
+#define LPDDR4__TDQSCK_MIN_F2__FLD LPDDR4__DENALI_CTL_383__TDQSCK_MIN_F2
+
+#define LPDDR4__DENALI_CTL_383__AXI0_ALL_STROBES_USED_ENABLE_MASK    0x00000100U
+#define LPDDR4__DENALI_CTL_383__AXI0_ALL_STROBES_USED_ENABLE_SHIFT            8U
+#define LPDDR4__DENALI_CTL_383__AXI0_ALL_STROBES_USED_ENABLE_WIDTH            1U
+#define LPDDR4__DENALI_CTL_383__AXI0_ALL_STROBES_USED_ENABLE_WOCLR            0U
+#define LPDDR4__DENALI_CTL_383__AXI0_ALL_STROBES_USED_ENABLE_WOSET            0U
+#define LPDDR4__AXI0_ALL_STROBES_USED_ENABLE__REG DENALI_CTL_383
+#define LPDDR4__AXI0_ALL_STROBES_USED_ENABLE__FLD LPDDR4__DENALI_CTL_383__AXI0_ALL_STROBES_USED_ENABLE
+
+#define LPDDR4__DENALI_CTL_383__AXI0_FIXED_PORT_PRIORITY_ENABLE_MASK 0x00010000U
+#define LPDDR4__DENALI_CTL_383__AXI0_FIXED_PORT_PRIORITY_ENABLE_SHIFT        16U
+#define LPDDR4__DENALI_CTL_383__AXI0_FIXED_PORT_PRIORITY_ENABLE_WIDTH         1U
+#define LPDDR4__DENALI_CTL_383__AXI0_FIXED_PORT_PRIORITY_ENABLE_WOCLR         0U
+#define LPDDR4__DENALI_CTL_383__AXI0_FIXED_PORT_PRIORITY_ENABLE_WOSET         0U
+#define LPDDR4__AXI0_FIXED_PORT_PRIORITY_ENABLE__REG DENALI_CTL_383
+#define LPDDR4__AXI0_FIXED_PORT_PRIORITY_ENABLE__FLD LPDDR4__DENALI_CTL_383__AXI0_FIXED_PORT_PRIORITY_ENABLE
+
+#define LPDDR4__DENALI_CTL_383__AXI0_R_PRIORITY_MASK                 0x07000000U
+#define LPDDR4__DENALI_CTL_383__AXI0_R_PRIORITY_SHIFT                        24U
+#define LPDDR4__DENALI_CTL_383__AXI0_R_PRIORITY_WIDTH                         3U
+#define LPDDR4__AXI0_R_PRIORITY__REG DENALI_CTL_383
+#define LPDDR4__AXI0_R_PRIORITY__FLD LPDDR4__DENALI_CTL_383__AXI0_R_PRIORITY
+
+#define LPDDR4__DENALI_CTL_384_READ_MASK                             0xFF010307U
+#define LPDDR4__DENALI_CTL_384_WRITE_MASK                            0xFF010307U
+#define LPDDR4__DENALI_CTL_384__AXI0_W_PRIORITY_MASK                 0x00000007U
+#define LPDDR4__DENALI_CTL_384__AXI0_W_PRIORITY_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_384__AXI0_W_PRIORITY_WIDTH                         3U
+#define LPDDR4__AXI0_W_PRIORITY__REG DENALI_CTL_384
+#define LPDDR4__AXI0_W_PRIORITY__FLD LPDDR4__DENALI_CTL_384__AXI0_W_PRIORITY
+
+#define LPDDR4__DENALI_CTL_384__CKE_STATUS_MASK                      0x00000300U
+#define LPDDR4__DENALI_CTL_384__CKE_STATUS_SHIFT                              8U
+#define LPDDR4__DENALI_CTL_384__CKE_STATUS_WIDTH                              2U
+#define LPDDR4__CKE_STATUS__REG DENALI_CTL_384
+#define LPDDR4__CKE_STATUS__FLD LPDDR4__DENALI_CTL_384__CKE_STATUS
+
+#define LPDDR4__DENALI_CTL_384__MEM_RST_VALID_MASK                   0x00010000U
+#define LPDDR4__DENALI_CTL_384__MEM_RST_VALID_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_384__MEM_RST_VALID_WIDTH                           1U
+#define LPDDR4__DENALI_CTL_384__MEM_RST_VALID_WOCLR                           0U
+#define LPDDR4__DENALI_CTL_384__MEM_RST_VALID_WOSET                           0U
+#define LPDDR4__MEM_RST_VALID__REG DENALI_CTL_384
+#define LPDDR4__MEM_RST_VALID__FLD LPDDR4__DENALI_CTL_384__MEM_RST_VALID
+
+#define LPDDR4__DENALI_CTL_384__TDFI_PHY_RDLAT_F0_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_384__TDFI_PHY_RDLAT_F0_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_384__TDFI_PHY_RDLAT_F0_WIDTH                       8U
+#define LPDDR4__TDFI_PHY_RDLAT_F0__REG DENALI_CTL_384
+#define LPDDR4__TDFI_PHY_RDLAT_F0__FLD LPDDR4__DENALI_CTL_384__TDFI_PHY_RDLAT_F0
+
+#define LPDDR4__DENALI_CTL_385_READ_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_CTL_385_WRITE_MASK                            0x001FFFFFU
+#define LPDDR4__DENALI_CTL_385__TDFI_CTRLUPD_MAX_F0_MASK             0x001FFFFFU
+#define LPDDR4__DENALI_CTL_385__TDFI_CTRLUPD_MAX_F0_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_385__TDFI_CTRLUPD_MAX_F0_WIDTH                    21U
+#define LPDDR4__TDFI_CTRLUPD_MAX_F0__REG DENALI_CTL_385
+#define LPDDR4__TDFI_CTRLUPD_MAX_F0__FLD LPDDR4__DENALI_CTL_385__TDFI_CTRLUPD_MAX_F0
+
+#define LPDDR4__DENALI_CTL_386_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_386_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_386__TDFI_PHYUPD_TYPE0_F0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_386__TDFI_PHYUPD_TYPE0_F0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_386__TDFI_PHYUPD_TYPE0_F0_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE0_F0__REG DENALI_CTL_386
+#define LPDDR4__TDFI_PHYUPD_TYPE0_F0__FLD LPDDR4__DENALI_CTL_386__TDFI_PHYUPD_TYPE0_F0
+
+#define LPDDR4__DENALI_CTL_387_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_387_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_387__TDFI_PHYUPD_TYPE1_F0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_387__TDFI_PHYUPD_TYPE1_F0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_387__TDFI_PHYUPD_TYPE1_F0_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE1_F0__REG DENALI_CTL_387
+#define LPDDR4__TDFI_PHYUPD_TYPE1_F0__FLD LPDDR4__DENALI_CTL_387__TDFI_PHYUPD_TYPE1_F0
+
+#define LPDDR4__DENALI_CTL_388_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_388_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_388__TDFI_PHYUPD_TYPE2_F0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_388__TDFI_PHYUPD_TYPE2_F0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_388__TDFI_PHYUPD_TYPE2_F0_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE2_F0__REG DENALI_CTL_388
+#define LPDDR4__TDFI_PHYUPD_TYPE2_F0__FLD LPDDR4__DENALI_CTL_388__TDFI_PHYUPD_TYPE2_F0
+
+#define LPDDR4__DENALI_CTL_389_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_389_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_389__TDFI_PHYUPD_TYPE3_F0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_389__TDFI_PHYUPD_TYPE3_F0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_389__TDFI_PHYUPD_TYPE3_F0_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE3_F0__REG DENALI_CTL_389
+#define LPDDR4__TDFI_PHYUPD_TYPE3_F0__FLD LPDDR4__DENALI_CTL_389__TDFI_PHYUPD_TYPE3_F0
+
+#define LPDDR4__DENALI_CTL_390_READ_MASK                             0x007FFFFFU
+#define LPDDR4__DENALI_CTL_390_WRITE_MASK                            0x007FFFFFU
+#define LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_RESP_F0_MASK             0x007FFFFFU
+#define LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_RESP_F0_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_RESP_F0_WIDTH                    23U
+#define LPDDR4__TDFI_PHYUPD_RESP_F0__REG DENALI_CTL_390
+#define LPDDR4__TDFI_PHYUPD_RESP_F0__FLD LPDDR4__DENALI_CTL_390__TDFI_PHYUPD_RESP_F0
+
+#define LPDDR4__DENALI_CTL_391_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_391_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_391__TDFI_CTRLUPD_INTERVAL_F0_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_391__TDFI_CTRLUPD_INTERVAL_F0_SHIFT                0U
+#define LPDDR4__DENALI_CTL_391__TDFI_CTRLUPD_INTERVAL_F0_WIDTH               32U
+#define LPDDR4__TDFI_CTRLUPD_INTERVAL_F0__REG DENALI_CTL_391
+#define LPDDR4__TDFI_CTRLUPD_INTERVAL_F0__FLD LPDDR4__DENALI_CTL_391__TDFI_CTRLUPD_INTERVAL_F0
+
+#define LPDDR4__DENALI_CTL_392_READ_MASK                             0xFFFF070FU
+#define LPDDR4__DENALI_CTL_392_WRITE_MASK                            0xFFFF070FU
+#define LPDDR4__DENALI_CTL_392__TDFI_CTRL_DELAY_F0_MASK              0x0000000FU
+#define LPDDR4__DENALI_CTL_392__TDFI_CTRL_DELAY_F0_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_392__TDFI_CTRL_DELAY_F0_WIDTH                      4U
+#define LPDDR4__TDFI_CTRL_DELAY_F0__REG DENALI_CTL_392
+#define LPDDR4__TDFI_CTRL_DELAY_F0__FLD LPDDR4__DENALI_CTL_392__TDFI_CTRL_DELAY_F0
+
+#define LPDDR4__DENALI_CTL_392__TDFI_PHY_WRDATA_F0_MASK              0x00000700U
+#define LPDDR4__DENALI_CTL_392__TDFI_PHY_WRDATA_F0_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_392__TDFI_PHY_WRDATA_F0_WIDTH                      3U
+#define LPDDR4__TDFI_PHY_WRDATA_F0__REG DENALI_CTL_392
+#define LPDDR4__TDFI_PHY_WRDATA_F0__FLD LPDDR4__DENALI_CTL_392__TDFI_PHY_WRDATA_F0
+
+#define LPDDR4__DENALI_CTL_392__TDFI_RDCSLAT_F0_MASK                 0x00FF0000U
+#define LPDDR4__DENALI_CTL_392__TDFI_RDCSLAT_F0_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_392__TDFI_RDCSLAT_F0_WIDTH                         8U
+#define LPDDR4__TDFI_RDCSLAT_F0__REG DENALI_CTL_392
+#define LPDDR4__TDFI_RDCSLAT_F0__FLD LPDDR4__DENALI_CTL_392__TDFI_RDCSLAT_F0
+
+#define LPDDR4__DENALI_CTL_392__TDFI_RDDATA_EN_F0_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_392__TDFI_RDDATA_EN_F0_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_392__TDFI_RDDATA_EN_F0_WIDTH                       8U
+#define LPDDR4__TDFI_RDDATA_EN_F0__REG DENALI_CTL_392
+#define LPDDR4__TDFI_RDDATA_EN_F0__FLD LPDDR4__DENALI_CTL_392__TDFI_RDDATA_EN_F0
+
+#define LPDDR4__DENALI_CTL_393_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_393_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_393__TDFI_WRCSLAT_F0_MASK                 0x000000FFU
+#define LPDDR4__DENALI_CTL_393__TDFI_WRCSLAT_F0_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_393__TDFI_WRCSLAT_F0_WIDTH                         8U
+#define LPDDR4__TDFI_WRCSLAT_F0__REG DENALI_CTL_393
+#define LPDDR4__TDFI_WRCSLAT_F0__FLD LPDDR4__DENALI_CTL_393__TDFI_WRCSLAT_F0
+
+#define LPDDR4__DENALI_CTL_393__TDFI_PHY_WRLAT_F0_MASK               0x0000FF00U
+#define LPDDR4__DENALI_CTL_393__TDFI_PHY_WRLAT_F0_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_393__TDFI_PHY_WRLAT_F0_WIDTH                       8U
+#define LPDDR4__TDFI_PHY_WRLAT_F0__REG DENALI_CTL_393
+#define LPDDR4__TDFI_PHY_WRLAT_F0__FLD LPDDR4__DENALI_CTL_393__TDFI_PHY_WRLAT_F0
+
+#define LPDDR4__DENALI_CTL_393__TDFI_PHY_RDLAT_F1_MASK               0x00FF0000U
+#define LPDDR4__DENALI_CTL_393__TDFI_PHY_RDLAT_F1_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_393__TDFI_PHY_RDLAT_F1_WIDTH                       8U
+#define LPDDR4__TDFI_PHY_RDLAT_F1__REG DENALI_CTL_393
+#define LPDDR4__TDFI_PHY_RDLAT_F1__FLD LPDDR4__DENALI_CTL_393__TDFI_PHY_RDLAT_F1
+
+#define LPDDR4__DENALI_CTL_394_READ_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_CTL_394_WRITE_MASK                            0x001FFFFFU
+#define LPDDR4__DENALI_CTL_394__TDFI_CTRLUPD_MAX_F1_MASK             0x001FFFFFU
+#define LPDDR4__DENALI_CTL_394__TDFI_CTRLUPD_MAX_F1_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_394__TDFI_CTRLUPD_MAX_F1_WIDTH                    21U
+#define LPDDR4__TDFI_CTRLUPD_MAX_F1__REG DENALI_CTL_394
+#define LPDDR4__TDFI_CTRLUPD_MAX_F1__FLD LPDDR4__DENALI_CTL_394__TDFI_CTRLUPD_MAX_F1
+
+#define LPDDR4__DENALI_CTL_395_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_395_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_395__TDFI_PHYUPD_TYPE0_F1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_395__TDFI_PHYUPD_TYPE0_F1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_395__TDFI_PHYUPD_TYPE0_F1_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE0_F1__REG DENALI_CTL_395
+#define LPDDR4__TDFI_PHYUPD_TYPE0_F1__FLD LPDDR4__DENALI_CTL_395__TDFI_PHYUPD_TYPE0_F1
+
+#define LPDDR4__DENALI_CTL_396_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_396_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_396__TDFI_PHYUPD_TYPE1_F1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_396__TDFI_PHYUPD_TYPE1_F1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_396__TDFI_PHYUPD_TYPE1_F1_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE1_F1__REG DENALI_CTL_396
+#define LPDDR4__TDFI_PHYUPD_TYPE1_F1__FLD LPDDR4__DENALI_CTL_396__TDFI_PHYUPD_TYPE1_F1
+
+#define LPDDR4__DENALI_CTL_397_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_397_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_397__TDFI_PHYUPD_TYPE2_F1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_397__TDFI_PHYUPD_TYPE2_F1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_397__TDFI_PHYUPD_TYPE2_F1_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE2_F1__REG DENALI_CTL_397
+#define LPDDR4__TDFI_PHYUPD_TYPE2_F1__FLD LPDDR4__DENALI_CTL_397__TDFI_PHYUPD_TYPE2_F1
+
+#define LPDDR4__DENALI_CTL_398_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_398_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE3_F1_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE3_F1_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE3_F1_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE3_F1__REG DENALI_CTL_398
+#define LPDDR4__TDFI_PHYUPD_TYPE3_F1__FLD LPDDR4__DENALI_CTL_398__TDFI_PHYUPD_TYPE3_F1
+
+#define LPDDR4__DENALI_CTL_399_READ_MASK                             0x007FFFFFU
+#define LPDDR4__DENALI_CTL_399_WRITE_MASK                            0x007FFFFFU
+#define LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_RESP_F1_MASK             0x007FFFFFU
+#define LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_RESP_F1_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_RESP_F1_WIDTH                    23U
+#define LPDDR4__TDFI_PHYUPD_RESP_F1__REG DENALI_CTL_399
+#define LPDDR4__TDFI_PHYUPD_RESP_F1__FLD LPDDR4__DENALI_CTL_399__TDFI_PHYUPD_RESP_F1
+
+#define LPDDR4__DENALI_CTL_400_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_400_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_400__TDFI_CTRLUPD_INTERVAL_F1_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_400__TDFI_CTRLUPD_INTERVAL_F1_SHIFT                0U
+#define LPDDR4__DENALI_CTL_400__TDFI_CTRLUPD_INTERVAL_F1_WIDTH               32U
+#define LPDDR4__TDFI_CTRLUPD_INTERVAL_F1__REG DENALI_CTL_400
+#define LPDDR4__TDFI_CTRLUPD_INTERVAL_F1__FLD LPDDR4__DENALI_CTL_400__TDFI_CTRLUPD_INTERVAL_F1
+
+#define LPDDR4__DENALI_CTL_401_READ_MASK                             0xFFFF070FU
+#define LPDDR4__DENALI_CTL_401_WRITE_MASK                            0xFFFF070FU
+#define LPDDR4__DENALI_CTL_401__TDFI_CTRL_DELAY_F1_MASK              0x0000000FU
+#define LPDDR4__DENALI_CTL_401__TDFI_CTRL_DELAY_F1_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_401__TDFI_CTRL_DELAY_F1_WIDTH                      4U
+#define LPDDR4__TDFI_CTRL_DELAY_F1__REG DENALI_CTL_401
+#define LPDDR4__TDFI_CTRL_DELAY_F1__FLD LPDDR4__DENALI_CTL_401__TDFI_CTRL_DELAY_F1
+
+#define LPDDR4__DENALI_CTL_401__TDFI_PHY_WRDATA_F1_MASK              0x00000700U
+#define LPDDR4__DENALI_CTL_401__TDFI_PHY_WRDATA_F1_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_401__TDFI_PHY_WRDATA_F1_WIDTH                      3U
+#define LPDDR4__TDFI_PHY_WRDATA_F1__REG DENALI_CTL_401
+#define LPDDR4__TDFI_PHY_WRDATA_F1__FLD LPDDR4__DENALI_CTL_401__TDFI_PHY_WRDATA_F1
+
+#define LPDDR4__DENALI_CTL_401__TDFI_RDCSLAT_F1_MASK                 0x00FF0000U
+#define LPDDR4__DENALI_CTL_401__TDFI_RDCSLAT_F1_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_401__TDFI_RDCSLAT_F1_WIDTH                         8U
+#define LPDDR4__TDFI_RDCSLAT_F1__REG DENALI_CTL_401
+#define LPDDR4__TDFI_RDCSLAT_F1__FLD LPDDR4__DENALI_CTL_401__TDFI_RDCSLAT_F1
+
+#define LPDDR4__DENALI_CTL_401__TDFI_RDDATA_EN_F1_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_401__TDFI_RDDATA_EN_F1_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_401__TDFI_RDDATA_EN_F1_WIDTH                       8U
+#define LPDDR4__TDFI_RDDATA_EN_F1__REG DENALI_CTL_401
+#define LPDDR4__TDFI_RDDATA_EN_F1__FLD LPDDR4__DENALI_CTL_401__TDFI_RDDATA_EN_F1
+
+#define LPDDR4__DENALI_CTL_402_READ_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_402_WRITE_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_CTL_402__TDFI_WRCSLAT_F1_MASK                 0x000000FFU
+#define LPDDR4__DENALI_CTL_402__TDFI_WRCSLAT_F1_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_402__TDFI_WRCSLAT_F1_WIDTH                         8U
+#define LPDDR4__TDFI_WRCSLAT_F1__REG DENALI_CTL_402
+#define LPDDR4__TDFI_WRCSLAT_F1__FLD LPDDR4__DENALI_CTL_402__TDFI_WRCSLAT_F1
+
+#define LPDDR4__DENALI_CTL_402__TDFI_PHY_WRLAT_F1_MASK               0x0000FF00U
+#define LPDDR4__DENALI_CTL_402__TDFI_PHY_WRLAT_F1_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_402__TDFI_PHY_WRLAT_F1_WIDTH                       8U
+#define LPDDR4__TDFI_PHY_WRLAT_F1__REG DENALI_CTL_402
+#define LPDDR4__TDFI_PHY_WRLAT_F1__FLD LPDDR4__DENALI_CTL_402__TDFI_PHY_WRLAT_F1
+
+#define LPDDR4__DENALI_CTL_402__TDFI_PHY_RDLAT_F2_MASK               0x00FF0000U
+#define LPDDR4__DENALI_CTL_402__TDFI_PHY_RDLAT_F2_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_402__TDFI_PHY_RDLAT_F2_WIDTH                       8U
+#define LPDDR4__TDFI_PHY_RDLAT_F2__REG DENALI_CTL_402
+#define LPDDR4__TDFI_PHY_RDLAT_F2__FLD LPDDR4__DENALI_CTL_402__TDFI_PHY_RDLAT_F2
+
+#define LPDDR4__DENALI_CTL_403_READ_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_CTL_403_WRITE_MASK                            0x001FFFFFU
+#define LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_MAX_F2_MASK             0x001FFFFFU
+#define LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_MAX_F2_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_MAX_F2_WIDTH                    21U
+#define LPDDR4__TDFI_CTRLUPD_MAX_F2__REG DENALI_CTL_403
+#define LPDDR4__TDFI_CTRLUPD_MAX_F2__FLD LPDDR4__DENALI_CTL_403__TDFI_CTRLUPD_MAX_F2
+
+#define LPDDR4__DENALI_CTL_404_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_404_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_404__TDFI_PHYUPD_TYPE0_F2_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_404__TDFI_PHYUPD_TYPE0_F2_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_404__TDFI_PHYUPD_TYPE0_F2_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE0_F2__REG DENALI_CTL_404
+#define LPDDR4__TDFI_PHYUPD_TYPE0_F2__FLD LPDDR4__DENALI_CTL_404__TDFI_PHYUPD_TYPE0_F2
+
+#define LPDDR4__DENALI_CTL_405_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_405_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_405__TDFI_PHYUPD_TYPE1_F2_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_405__TDFI_PHYUPD_TYPE1_F2_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_405__TDFI_PHYUPD_TYPE1_F2_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE1_F2__REG DENALI_CTL_405
+#define LPDDR4__TDFI_PHYUPD_TYPE1_F2__FLD LPDDR4__DENALI_CTL_405__TDFI_PHYUPD_TYPE1_F2
+
+#define LPDDR4__DENALI_CTL_406_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_406_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE2_F2_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE2_F2_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE2_F2_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE2_F2__REG DENALI_CTL_406
+#define LPDDR4__TDFI_PHYUPD_TYPE2_F2__FLD LPDDR4__DENALI_CTL_406__TDFI_PHYUPD_TYPE2_F2
+
+#define LPDDR4__DENALI_CTL_407_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_407_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE3_F2_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE3_F2_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE3_F2_WIDTH                   32U
+#define LPDDR4__TDFI_PHYUPD_TYPE3_F2__REG DENALI_CTL_407
+#define LPDDR4__TDFI_PHYUPD_TYPE3_F2__FLD LPDDR4__DENALI_CTL_407__TDFI_PHYUPD_TYPE3_F2
+
+#define LPDDR4__DENALI_CTL_408_READ_MASK                             0x007FFFFFU
+#define LPDDR4__DENALI_CTL_408_WRITE_MASK                            0x007FFFFFU
+#define LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_RESP_F2_MASK             0x007FFFFFU
+#define LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_RESP_F2_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_RESP_F2_WIDTH                    23U
+#define LPDDR4__TDFI_PHYUPD_RESP_F2__REG DENALI_CTL_408
+#define LPDDR4__TDFI_PHYUPD_RESP_F2__FLD LPDDR4__DENALI_CTL_408__TDFI_PHYUPD_RESP_F2
+
+#define LPDDR4__DENALI_CTL_409_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_409_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_409__TDFI_CTRLUPD_INTERVAL_F2_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_409__TDFI_CTRLUPD_INTERVAL_F2_SHIFT                0U
+#define LPDDR4__DENALI_CTL_409__TDFI_CTRLUPD_INTERVAL_F2_WIDTH               32U
+#define LPDDR4__TDFI_CTRLUPD_INTERVAL_F2__REG DENALI_CTL_409
+#define LPDDR4__TDFI_CTRLUPD_INTERVAL_F2__FLD LPDDR4__DENALI_CTL_409__TDFI_CTRLUPD_INTERVAL_F2
+
+#define LPDDR4__DENALI_CTL_410_READ_MASK                             0xFFFF070FU
+#define LPDDR4__DENALI_CTL_410_WRITE_MASK                            0xFFFF070FU
+#define LPDDR4__DENALI_CTL_410__TDFI_CTRL_DELAY_F2_MASK              0x0000000FU
+#define LPDDR4__DENALI_CTL_410__TDFI_CTRL_DELAY_F2_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_410__TDFI_CTRL_DELAY_F2_WIDTH                      4U
+#define LPDDR4__TDFI_CTRL_DELAY_F2__REG DENALI_CTL_410
+#define LPDDR4__TDFI_CTRL_DELAY_F2__FLD LPDDR4__DENALI_CTL_410__TDFI_CTRL_DELAY_F2
+
+#define LPDDR4__DENALI_CTL_410__TDFI_PHY_WRDATA_F2_MASK              0x00000700U
+#define LPDDR4__DENALI_CTL_410__TDFI_PHY_WRDATA_F2_SHIFT                      8U
+#define LPDDR4__DENALI_CTL_410__TDFI_PHY_WRDATA_F2_WIDTH                      3U
+#define LPDDR4__TDFI_PHY_WRDATA_F2__REG DENALI_CTL_410
+#define LPDDR4__TDFI_PHY_WRDATA_F2__FLD LPDDR4__DENALI_CTL_410__TDFI_PHY_WRDATA_F2
+
+#define LPDDR4__DENALI_CTL_410__TDFI_RDCSLAT_F2_MASK                 0x00FF0000U
+#define LPDDR4__DENALI_CTL_410__TDFI_RDCSLAT_F2_SHIFT                        16U
+#define LPDDR4__DENALI_CTL_410__TDFI_RDCSLAT_F2_WIDTH                         8U
+#define LPDDR4__TDFI_RDCSLAT_F2__REG DENALI_CTL_410
+#define LPDDR4__TDFI_RDCSLAT_F2__FLD LPDDR4__DENALI_CTL_410__TDFI_RDCSLAT_F2
+
+#define LPDDR4__DENALI_CTL_410__TDFI_RDDATA_EN_F2_MASK               0xFF000000U
+#define LPDDR4__DENALI_CTL_410__TDFI_RDDATA_EN_F2_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_410__TDFI_RDDATA_EN_F2_WIDTH                       8U
+#define LPDDR4__TDFI_RDDATA_EN_F2__REG DENALI_CTL_410
+#define LPDDR4__TDFI_RDDATA_EN_F2__FLD LPDDR4__DENALI_CTL_410__TDFI_RDDATA_EN_F2
+
+#define LPDDR4__DENALI_CTL_411_READ_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_411_WRITE_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_CTL_411__TDFI_WRCSLAT_F2_MASK                 0x000000FFU
+#define LPDDR4__DENALI_CTL_411__TDFI_WRCSLAT_F2_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_411__TDFI_WRCSLAT_F2_WIDTH                         8U
+#define LPDDR4__TDFI_WRCSLAT_F2__REG DENALI_CTL_411
+#define LPDDR4__TDFI_WRCSLAT_F2__FLD LPDDR4__DENALI_CTL_411__TDFI_WRCSLAT_F2
+
+#define LPDDR4__DENALI_CTL_411__TDFI_PHY_WRLAT_F2_MASK               0x0000FF00U
+#define LPDDR4__DENALI_CTL_411__TDFI_PHY_WRLAT_F2_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_411__TDFI_PHY_WRLAT_F2_WIDTH                       8U
+#define LPDDR4__TDFI_PHY_WRLAT_F2__REG DENALI_CTL_411
+#define LPDDR4__TDFI_PHY_WRLAT_F2__FLD LPDDR4__DENALI_CTL_411__TDFI_PHY_WRLAT_F2
+
+#define LPDDR4__DENALI_CTL_411__DLL_RST_DELAY_MASK                   0xFFFF0000U
+#define LPDDR4__DENALI_CTL_411__DLL_RST_DELAY_SHIFT                          16U
+#define LPDDR4__DENALI_CTL_411__DLL_RST_DELAY_WIDTH                          16U
+#define LPDDR4__DLL_RST_DELAY__REG DENALI_CTL_411
+#define LPDDR4__DLL_RST_DELAY__FLD LPDDR4__DENALI_CTL_411__DLL_RST_DELAY
+
+#define LPDDR4__DENALI_CTL_412_READ_MASK                             0x00037FFFU
+#define LPDDR4__DENALI_CTL_412_WRITE_MASK                            0x00037FFFU
+#define LPDDR4__DENALI_CTL_412__DLL_RST_ADJ_DLY_MASK                 0x000000FFU
+#define LPDDR4__DENALI_CTL_412__DLL_RST_ADJ_DLY_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_412__DLL_RST_ADJ_DLY_WIDTH                         8U
+#define LPDDR4__DLL_RST_ADJ_DLY__REG DENALI_CTL_412
+#define LPDDR4__DLL_RST_ADJ_DLY__FLD LPDDR4__DENALI_CTL_412__DLL_RST_ADJ_DLY
+
+#define LPDDR4__DENALI_CTL_412__UPDATE_ERROR_STATUS_MASK             0x00007F00U
+#define LPDDR4__DENALI_CTL_412__UPDATE_ERROR_STATUS_SHIFT                     8U
+#define LPDDR4__DENALI_CTL_412__UPDATE_ERROR_STATUS_WIDTH                     7U
+#define LPDDR4__UPDATE_ERROR_STATUS__REG DENALI_CTL_412
+#define LPDDR4__UPDATE_ERROR_STATUS__FLD LPDDR4__DENALI_CTL_412__UPDATE_ERROR_STATUS
+
+#define LPDDR4__DENALI_CTL_412__DRAM_CLK_DISABLE_MASK                0x00030000U
+#define LPDDR4__DENALI_CTL_412__DRAM_CLK_DISABLE_SHIFT                       16U
+#define LPDDR4__DENALI_CTL_412__DRAM_CLK_DISABLE_WIDTH                        2U
+#define LPDDR4__DRAM_CLK_DISABLE__REG DENALI_CTL_412
+#define LPDDR4__DRAM_CLK_DISABLE__FLD LPDDR4__DENALI_CTL_412__DRAM_CLK_DISABLE
+
+#define LPDDR4__DENALI_CTL_413_READ_MASK                             0x0F0FFFFFU
+#define LPDDR4__DENALI_CTL_413_WRITE_MASK                            0x0F0FFFFFU
+#define LPDDR4__DENALI_CTL_413__TDFI_CTRLUPD_MIN_MASK                0x0000FFFFU
+#define LPDDR4__DENALI_CTL_413__TDFI_CTRLUPD_MIN_SHIFT                        0U
+#define LPDDR4__DENALI_CTL_413__TDFI_CTRLUPD_MIN_WIDTH                       16U
+#define LPDDR4__TDFI_CTRLUPD_MIN__REG DENALI_CTL_413
+#define LPDDR4__TDFI_CTRLUPD_MIN__FLD LPDDR4__DENALI_CTL_413__TDFI_CTRLUPD_MIN
+
+#define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE_MASK           0x000F0000U
+#define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE_SHIFT                  16U
+#define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE_WIDTH                   4U
+#define LPDDR4__TDFI_DRAM_CLK_DISABLE__REG DENALI_CTL_413
+#define LPDDR4__TDFI_DRAM_CLK_DISABLE__FLD LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_DISABLE
+
+#define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE_MASK            0x0F000000U
+#define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE_SHIFT                   24U
+#define LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE_WIDTH                    4U
+#define LPDDR4__TDFI_DRAM_CLK_ENABLE__REG DENALI_CTL_413
+#define LPDDR4__TDFI_DRAM_CLK_ENABLE__FLD LPDDR4__DENALI_CTL_413__TDFI_DRAM_CLK_ENABLE
+
+#define LPDDR4__DENALI_CTL_414_READ_MASK                             0x0701FF07U
+#define LPDDR4__DENALI_CTL_414_WRITE_MASK                            0x0701FF07U
+#define LPDDR4__DENALI_CTL_414__TDFI_PARIN_LAT_MASK                  0x00000007U
+#define LPDDR4__DENALI_CTL_414__TDFI_PARIN_LAT_SHIFT                          0U
+#define LPDDR4__DENALI_CTL_414__TDFI_PARIN_LAT_WIDTH                          3U
+#define LPDDR4__TDFI_PARIN_LAT__REG DENALI_CTL_414
+#define LPDDR4__TDFI_PARIN_LAT__FLD LPDDR4__DENALI_CTL_414__TDFI_PARIN_LAT
+
+#define LPDDR4__DENALI_CTL_414__TDFI_WRDATA_DELAY_MASK               0x0000FF00U
+#define LPDDR4__DENALI_CTL_414__TDFI_WRDATA_DELAY_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_414__TDFI_WRDATA_DELAY_WIDTH                       8U
+#define LPDDR4__TDFI_WRDATA_DELAY__REG DENALI_CTL_414
+#define LPDDR4__TDFI_WRDATA_DELAY__FLD LPDDR4__DENALI_CTL_414__TDFI_WRDATA_DELAY
+
+#define LPDDR4__DENALI_CTL_414__DISABLE_MEMORY_MASKED_WRITE_MASK     0x00010000U
+#define LPDDR4__DENALI_CTL_414__DISABLE_MEMORY_MASKED_WRITE_SHIFT            16U
+#define LPDDR4__DENALI_CTL_414__DISABLE_MEMORY_MASKED_WRITE_WIDTH             1U
+#define LPDDR4__DENALI_CTL_414__DISABLE_MEMORY_MASKED_WRITE_WOCLR             0U
+#define LPDDR4__DENALI_CTL_414__DISABLE_MEMORY_MASKED_WRITE_WOSET             0U
+#define LPDDR4__DISABLE_MEMORY_MASKED_WRITE__REG DENALI_CTL_414
+#define LPDDR4__DISABLE_MEMORY_MASKED_WRITE__FLD LPDDR4__DENALI_CTL_414__DISABLE_MEMORY_MASKED_WRITE
+
+#define LPDDR4__DENALI_CTL_414__STRATEGY_2TICK_COUNT_MASK            0x07000000U
+#define LPDDR4__DENALI_CTL_414__STRATEGY_2TICK_COUNT_SHIFT                   24U
+#define LPDDR4__DENALI_CTL_414__STRATEGY_2TICK_COUNT_WIDTH                    3U
+#define LPDDR4__STRATEGY_2TICK_COUNT__REG DENALI_CTL_414
+#define LPDDR4__STRATEGY_2TICK_COUNT__FLD LPDDR4__DENALI_CTL_414__STRATEGY_2TICK_COUNT
+
+#define LPDDR4__DENALI_CTL_415_READ_MASK                             0x07070707U
+#define LPDDR4__DENALI_CTL_415_WRITE_MASK                            0x07070707U
+#define LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_2TICK_COUNT_MASK       0x00000007U
+#define LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_2TICK_COUNT_SHIFT               0U
+#define LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_2TICK_COUNT_WIDTH               3U
+#define LPDDR4__BANK_ACTIVATE_2TICK_COUNT__REG DENALI_CTL_415
+#define LPDDR4__BANK_ACTIVATE_2TICK_COUNT__FLD LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_2TICK_COUNT
+
+#define LPDDR4__DENALI_CTL_415__PRE_2TICK_COUNT_MASK                 0x00000700U
+#define LPDDR4__DENALI_CTL_415__PRE_2TICK_COUNT_SHIFT                         8U
+#define LPDDR4__DENALI_CTL_415__PRE_2TICK_COUNT_WIDTH                         3U
+#define LPDDR4__PRE_2TICK_COUNT__REG DENALI_CTL_415
+#define LPDDR4__PRE_2TICK_COUNT__FLD LPDDR4__DENALI_CTL_415__PRE_2TICK_COUNT
+
+#define LPDDR4__DENALI_CTL_415__STRATEGY_4TICK_COUNT_MASK            0x00070000U
+#define LPDDR4__DENALI_CTL_415__STRATEGY_4TICK_COUNT_SHIFT                   16U
+#define LPDDR4__DENALI_CTL_415__STRATEGY_4TICK_COUNT_WIDTH                    3U
+#define LPDDR4__STRATEGY_4TICK_COUNT__REG DENALI_CTL_415
+#define LPDDR4__STRATEGY_4TICK_COUNT__FLD LPDDR4__DENALI_CTL_415__STRATEGY_4TICK_COUNT
+
+#define LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_4TICK_COUNT_MASK       0x07000000U
+#define LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_4TICK_COUNT_SHIFT              24U
+#define LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_4TICK_COUNT_WIDTH               3U
+#define LPDDR4__BANK_ACTIVATE_4TICK_COUNT__REG DENALI_CTL_415
+#define LPDDR4__BANK_ACTIVATE_4TICK_COUNT__FLD LPDDR4__DENALI_CTL_415__BANK_ACTIVATE_4TICK_COUNT
+
+#define LPDDR4__DENALI_CTL_416_READ_MASK                             0x0F0F0F07U
+#define LPDDR4__DENALI_CTL_416_WRITE_MASK                            0x0F0F0F07U
+#define LPDDR4__DENALI_CTL_416__PRE_4TICK_COUNT_MASK                 0x00000007U
+#define LPDDR4__DENALI_CTL_416__PRE_4TICK_COUNT_SHIFT                         0U
+#define LPDDR4__DENALI_CTL_416__PRE_4TICK_COUNT_WIDTH                         3U
+#define LPDDR4__PRE_4TICK_COUNT__REG DENALI_CTL_416
+#define LPDDR4__PRE_4TICK_COUNT__FLD LPDDR4__DENALI_CTL_416__PRE_4TICK_COUNT
+
+#define LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_PLUS_ADJ_MASK           0x00000F00U
+#define LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_PLUS_ADJ_SHIFT                   8U
+#define LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_PLUS_ADJ_WIDTH                   4U
+#define LPDDR4__TMP_2X4_TICK_PLUS_ADJ__REG DENALI_CTL_416
+#define LPDDR4__TMP_2X4_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_MINUS_ADJ_MASK          0x000F0000U
+#define LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_MINUS_ADJ_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_MINUS_ADJ_WIDTH                  4U
+#define LPDDR4__TMP_2X4_TICK_MINUS_ADJ__REG DENALI_CTL_416
+#define LPDDR4__TMP_2X4_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_416__TMP_2X4_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_416__TMP_NXN_TICK_PLUS_ADJ_MASK           0x0F000000U
+#define LPDDR4__DENALI_CTL_416__TMP_NXN_TICK_PLUS_ADJ_SHIFT                  24U
+#define LPDDR4__DENALI_CTL_416__TMP_NXN_TICK_PLUS_ADJ_WIDTH                   4U
+#define LPDDR4__TMP_NXN_TICK_PLUS_ADJ__REG DENALI_CTL_416
+#define LPDDR4__TMP_NXN_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_416__TMP_NXN_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_417_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_417_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_417__TMP_NXN_TICK_MINUS_ADJ_MASK          0x0000000FU
+#define LPDDR4__DENALI_CTL_417__TMP_NXN_TICK_MINUS_ADJ_SHIFT                  0U
+#define LPDDR4__DENALI_CTL_417__TMP_NXN_TICK_MINUS_ADJ_WIDTH                  4U
+#define LPDDR4__TMP_NXN_TICK_MINUS_ADJ__REG DENALI_CTL_417
+#define LPDDR4__TMP_NXN_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_417__TMP_NXN_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_417__ODT_TICK_PLUS_ADJ_MASK               0x00000F00U
+#define LPDDR4__DENALI_CTL_417__ODT_TICK_PLUS_ADJ_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_417__ODT_TICK_PLUS_ADJ_WIDTH                       4U
+#define LPDDR4__ODT_TICK_PLUS_ADJ__REG DENALI_CTL_417
+#define LPDDR4__ODT_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_417__ODT_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_417__ODT_TICK_MINUS_ADJ_MASK              0x000F0000U
+#define LPDDR4__DENALI_CTL_417__ODT_TICK_MINUS_ADJ_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_417__ODT_TICK_MINUS_ADJ_WIDTH                      4U
+#define LPDDR4__ODT_TICK_MINUS_ADJ__REG DENALI_CTL_417
+#define LPDDR4__ODT_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_417__ODT_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_417__TRAS_TICK_PLUS_ADJ_MASK              0x0F000000U
+#define LPDDR4__DENALI_CTL_417__TRAS_TICK_PLUS_ADJ_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_417__TRAS_TICK_PLUS_ADJ_WIDTH                      4U
+#define LPDDR4__TRAS_TICK_PLUS_ADJ__REG DENALI_CTL_417
+#define LPDDR4__TRAS_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_417__TRAS_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_418_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_418_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_418__TRAS_TICK_MINUS_ADJ_MASK             0x0000000FU
+#define LPDDR4__DENALI_CTL_418__TRAS_TICK_MINUS_ADJ_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_418__TRAS_TICK_MINUS_ADJ_WIDTH                     4U
+#define LPDDR4__TRAS_TICK_MINUS_ADJ__REG DENALI_CTL_418
+#define LPDDR4__TRAS_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_418__TRAS_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_418__TRP_TICK_PLUS_ADJ_MASK               0x00000F00U
+#define LPDDR4__DENALI_CTL_418__TRP_TICK_PLUS_ADJ_SHIFT                       8U
+#define LPDDR4__DENALI_CTL_418__TRP_TICK_PLUS_ADJ_WIDTH                       4U
+#define LPDDR4__TRP_TICK_PLUS_ADJ__REG DENALI_CTL_418
+#define LPDDR4__TRP_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_418__TRP_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_418__TRP_TICK_MINUS_ADJ_MASK              0x000F0000U
+#define LPDDR4__DENALI_CTL_418__TRP_TICK_MINUS_ADJ_SHIFT                     16U
+#define LPDDR4__DENALI_CTL_418__TRP_TICK_MINUS_ADJ_WIDTH                      4U
+#define LPDDR4__TRP_TICK_MINUS_ADJ__REG DENALI_CTL_418
+#define LPDDR4__TRP_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_418__TRP_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_418__TWR_TICK_PLUS_ADJ_MASK               0x0F000000U
+#define LPDDR4__DENALI_CTL_418__TWR_TICK_PLUS_ADJ_SHIFT                      24U
+#define LPDDR4__DENALI_CTL_418__TWR_TICK_PLUS_ADJ_WIDTH                       4U
+#define LPDDR4__TWR_TICK_PLUS_ADJ__REG DENALI_CTL_418
+#define LPDDR4__TWR_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_418__TWR_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_419_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_419_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_419__TWR_TICK_MINUS_ADJ_MASK              0x0000000FU
+#define LPDDR4__DENALI_CTL_419__TWR_TICK_MINUS_ADJ_SHIFT                      0U
+#define LPDDR4__DENALI_CTL_419__TWR_TICK_MINUS_ADJ_WIDTH                      4U
+#define LPDDR4__TWR_TICK_MINUS_ADJ__REG DENALI_CTL_419
+#define LPDDR4__TWR_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_419__TWR_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_PLUS_ADJ_MASK           0x00000F00U
+#define LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_PLUS_ADJ_SHIFT                   8U
+#define LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_PLUS_ADJ_WIDTH                   4U
+#define LPDDR4__TMP_4X2_TICK_PLUS_ADJ__REG DENALI_CTL_419
+#define LPDDR4__TMP_4X2_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_MINUS_ADJ_MASK          0x000F0000U
+#define LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_MINUS_ADJ_SHIFT                 16U
+#define LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_MINUS_ADJ_WIDTH                  4U
+#define LPDDR4__TMP_4X2_TICK_MINUS_ADJ__REG DENALI_CTL_419
+#define LPDDR4__TMP_4X2_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_419__TMP_4X2_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_419__TRFC_TICK_PLUS_ADJ_MASK              0x0F000000U
+#define LPDDR4__DENALI_CTL_419__TRFC_TICK_PLUS_ADJ_SHIFT                     24U
+#define LPDDR4__DENALI_CTL_419__TRFC_TICK_PLUS_ADJ_WIDTH                      4U
+#define LPDDR4__TRFC_TICK_PLUS_ADJ__REG DENALI_CTL_419
+#define LPDDR4__TRFC_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_419__TRFC_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_420_READ_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_420_WRITE_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_CTL_420__TRFC_TICK_MINUS_ADJ_MASK             0x0000000FU
+#define LPDDR4__DENALI_CTL_420__TRFC_TICK_MINUS_ADJ_SHIFT                     0U
+#define LPDDR4__DENALI_CTL_420__TRFC_TICK_MINUS_ADJ_WIDTH                     4U
+#define LPDDR4__TRFC_TICK_MINUS_ADJ__REG DENALI_CTL_420
+#define LPDDR4__TRFC_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_420__TRFC_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_420__RL_TICK_PLUS_ADJ_MASK                0x00000F00U
+#define LPDDR4__DENALI_CTL_420__RL_TICK_PLUS_ADJ_SHIFT                        8U
+#define LPDDR4__DENALI_CTL_420__RL_TICK_PLUS_ADJ_WIDTH                        4U
+#define LPDDR4__RL_TICK_PLUS_ADJ__REG DENALI_CTL_420
+#define LPDDR4__RL_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_420__RL_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_420__RL_TICK_MINUS_ADJ_MASK               0x000F0000U
+#define LPDDR4__DENALI_CTL_420__RL_TICK_MINUS_ADJ_SHIFT                      16U
+#define LPDDR4__DENALI_CTL_420__RL_TICK_MINUS_ADJ_WIDTH                       4U
+#define LPDDR4__RL_TICK_MINUS_ADJ__REG DENALI_CTL_420
+#define LPDDR4__RL_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_420__RL_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_420__WL_TICK_PLUS_ADJ_MASK                0x0F000000U
+#define LPDDR4__DENALI_CTL_420__WL_TICK_PLUS_ADJ_SHIFT                       24U
+#define LPDDR4__DENALI_CTL_420__WL_TICK_PLUS_ADJ_WIDTH                        4U
+#define LPDDR4__WL_TICK_PLUS_ADJ__REG DENALI_CTL_420
+#define LPDDR4__WL_TICK_PLUS_ADJ__FLD LPDDR4__DENALI_CTL_420__WL_TICK_PLUS_ADJ
+
+#define LPDDR4__DENALI_CTL_421_READ_MASK                             0xFFFFFF0FU
+#define LPDDR4__DENALI_CTL_421_WRITE_MASK                            0xFFFFFF0FU
+#define LPDDR4__DENALI_CTL_421__WL_TICK_MINUS_ADJ_MASK               0x0000000FU
+#define LPDDR4__DENALI_CTL_421__WL_TICK_MINUS_ADJ_SHIFT                       0U
+#define LPDDR4__DENALI_CTL_421__WL_TICK_MINUS_ADJ_WIDTH                       4U
+#define LPDDR4__WL_TICK_MINUS_ADJ__REG DENALI_CTL_421
+#define LPDDR4__WL_TICK_MINUS_ADJ__FLD LPDDR4__DENALI_CTL_421__WL_TICK_MINUS_ADJ
+
+#define LPDDR4__DENALI_CTL_421__NWR_F0_MASK                          0x0000FF00U
+#define LPDDR4__DENALI_CTL_421__NWR_F0_SHIFT                                  8U
+#define LPDDR4__DENALI_CTL_421__NWR_F0_WIDTH                                  8U
+#define LPDDR4__NWR_F0__REG DENALI_CTL_421
+#define LPDDR4__NWR_F0__FLD LPDDR4__DENALI_CTL_421__NWR_F0
+
+#define LPDDR4__DENALI_CTL_421__NWR_F1_MASK                          0x00FF0000U
+#define LPDDR4__DENALI_CTL_421__NWR_F1_SHIFT                                 16U
+#define LPDDR4__DENALI_CTL_421__NWR_F1_WIDTH                                  8U
+#define LPDDR4__NWR_F1__REG DENALI_CTL_421
+#define LPDDR4__NWR_F1__FLD LPDDR4__DENALI_CTL_421__NWR_F1
+
+#define LPDDR4__DENALI_CTL_421__NWR_F2_MASK                          0xFF000000U
+#define LPDDR4__DENALI_CTL_421__NWR_F2_SHIFT                                 24U
+#define LPDDR4__DENALI_CTL_421__NWR_F2_WIDTH                                  8U
+#define LPDDR4__NWR_F2__REG DENALI_CTL_421
+#define LPDDR4__NWR_F2__FLD LPDDR4__DENALI_CTL_421__NWR_F2
+
+#define LPDDR4__DENALI_CTL_422_READ_MASK                             0x007F7F7FU
+#define LPDDR4__DENALI_CTL_422_WRITE_MASK                            0x007F7F7FU
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F0_MASK            0x0000007FU
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F0_SHIFT                    0U
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F0_WIDTH                    7U
+#define LPDDR4__TDFI_CTRLMSG_RESP_F0__REG DENALI_CTL_422
+#define LPDDR4__TDFI_CTRLMSG_RESP_F0__FLD LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F0
+
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F1_MASK            0x00007F00U
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F1_SHIFT                    8U
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F1_WIDTH                    7U
+#define LPDDR4__TDFI_CTRLMSG_RESP_F1__REG DENALI_CTL_422
+#define LPDDR4__TDFI_CTRLMSG_RESP_F1__FLD LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F1
+
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F2_MASK            0x007F0000U
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F2_SHIFT                   16U
+#define LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F2_WIDTH                    7U
+#define LPDDR4__TDFI_CTRLMSG_RESP_F2__REG DENALI_CTL_422
+#define LPDDR4__TDFI_CTRLMSG_RESP_F2__FLD LPDDR4__DENALI_CTL_422__TDFI_CTRLMSG_RESP_F2
+
+#endif /* REG_LPDDR4_DDR_CONTROLLER_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_phy_core_macros.h b/drivers/ddr/k3/am64/lpddr4_phy_core_macros.h
new file mode 100644
index 0000000000..1cf952913e
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_phy_core_macros.h
@@ -0,0 +1,1838 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_PHY_CORE_MACROS_H_
+#define REG_LPDDR4_PHY_CORE_MACROS_H_
+
+#define LPDDR4__DENALI_PHY_1280_READ_MASK                            0x00000003U
+#define LPDDR4__DENALI_PHY_1280_WRITE_MASK                           0x00000003U
+#define LPDDR4__DENALI_PHY_1280__PHY_FREQ_SEL_MASK                   0x00000003U
+#define LPDDR4__DENALI_PHY_1280__PHY_FREQ_SEL_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_1280__PHY_FREQ_SEL_WIDTH                           2U
+#define LPDDR4__PHY_FREQ_SEL__REG DENALI_PHY_1280
+#define LPDDR4__PHY_FREQ_SEL__FLD LPDDR4__DENALI_PHY_1280__PHY_FREQ_SEL
+
+#define LPDDR4__DENALI_PHY_1281_READ_MASK                            0x1F030101U
+#define LPDDR4__DENALI_PHY_1281_WRITE_MASK                           0x1F030101U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_FROM_REGIF_MASK        0x00000001U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_FROM_REGIF_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_FROM_REGIF_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_FROM_REGIF_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_FROM_REGIF_WOSET                0U
+#define LPDDR4__PHY_FREQ_SEL_FROM_REGIF__REG DENALI_PHY_1281
+#define LPDDR4__PHY_FREQ_SEL_FROM_REGIF__FLD LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_FROM_REGIF
+
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_MULTICAST_EN_MASK      0x00000100U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_MULTICAST_EN_SHIFT              8U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_MULTICAST_EN_WIDTH              1U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_MULTICAST_EN_WOCLR              0U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_MULTICAST_EN_WOSET              0U
+#define LPDDR4__PHY_FREQ_SEL_MULTICAST_EN__REG DENALI_PHY_1281
+#define LPDDR4__PHY_FREQ_SEL_MULTICAST_EN__FLD LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_MULTICAST_EN
+
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_INDEX_MASK             0x00030000U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_INDEX_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_INDEX_WIDTH                     2U
+#define LPDDR4__PHY_FREQ_SEL_INDEX__REG DENALI_PHY_1281
+#define LPDDR4__PHY_FREQ_SEL_INDEX__FLD LPDDR4__DENALI_PHY_1281__PHY_FREQ_SEL_INDEX
+
+#define LPDDR4__DENALI_PHY_1281__PHY_SW_GRP0_SHIFT_0_MASK            0x1F000000U
+#define LPDDR4__DENALI_PHY_1281__PHY_SW_GRP0_SHIFT_0_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_1281__PHY_SW_GRP0_SHIFT_0_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP0_SHIFT_0__REG DENALI_PHY_1281
+#define LPDDR4__PHY_SW_GRP0_SHIFT_0__FLD LPDDR4__DENALI_PHY_1281__PHY_SW_GRP0_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_1282_READ_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_1282_WRITE_MASK                           0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP1_SHIFT_0_MASK            0x0000001FU
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP1_SHIFT_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP1_SHIFT_0_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP1_SHIFT_0__REG DENALI_PHY_1282
+#define LPDDR4__PHY_SW_GRP1_SHIFT_0__FLD LPDDR4__DENALI_PHY_1282__PHY_SW_GRP1_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP2_SHIFT_0_MASK            0x00001F00U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP2_SHIFT_0_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP2_SHIFT_0_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP2_SHIFT_0__REG DENALI_PHY_1282
+#define LPDDR4__PHY_SW_GRP2_SHIFT_0__FLD LPDDR4__DENALI_PHY_1282__PHY_SW_GRP2_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP3_SHIFT_0_MASK            0x001F0000U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP3_SHIFT_0_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP3_SHIFT_0_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP3_SHIFT_0__REG DENALI_PHY_1282
+#define LPDDR4__PHY_SW_GRP3_SHIFT_0__FLD LPDDR4__DENALI_PHY_1282__PHY_SW_GRP3_SHIFT_0
+
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP0_SHIFT_1_MASK            0x1F000000U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP0_SHIFT_1_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_1282__PHY_SW_GRP0_SHIFT_1_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP0_SHIFT_1__REG DENALI_PHY_1282
+#define LPDDR4__PHY_SW_GRP0_SHIFT_1__FLD LPDDR4__DENALI_PHY_1282__PHY_SW_GRP0_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_1283_READ_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_1283_WRITE_MASK                           0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP1_SHIFT_1_MASK            0x0000001FU
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP1_SHIFT_1_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP1_SHIFT_1_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP1_SHIFT_1__REG DENALI_PHY_1283
+#define LPDDR4__PHY_SW_GRP1_SHIFT_1__FLD LPDDR4__DENALI_PHY_1283__PHY_SW_GRP1_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP2_SHIFT_1_MASK            0x00001F00U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP2_SHIFT_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP2_SHIFT_1_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP2_SHIFT_1__REG DENALI_PHY_1283
+#define LPDDR4__PHY_SW_GRP2_SHIFT_1__FLD LPDDR4__DENALI_PHY_1283__PHY_SW_GRP2_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP3_SHIFT_1_MASK            0x001F0000U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP3_SHIFT_1_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP3_SHIFT_1_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP3_SHIFT_1__REG DENALI_PHY_1283
+#define LPDDR4__PHY_SW_GRP3_SHIFT_1__FLD LPDDR4__DENALI_PHY_1283__PHY_SW_GRP3_SHIFT_1
+
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP0_SHIFT_2_MASK            0x1F000000U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP0_SHIFT_2_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_1283__PHY_SW_GRP0_SHIFT_2_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP0_SHIFT_2__REG DENALI_PHY_1283
+#define LPDDR4__PHY_SW_GRP0_SHIFT_2__FLD LPDDR4__DENALI_PHY_1283__PHY_SW_GRP0_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1284_READ_MASK                            0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_1284_WRITE_MASK                           0x1F1F1F1FU
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP1_SHIFT_2_MASK            0x0000001FU
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP1_SHIFT_2_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP1_SHIFT_2_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP1_SHIFT_2__REG DENALI_PHY_1284
+#define LPDDR4__PHY_SW_GRP1_SHIFT_2__FLD LPDDR4__DENALI_PHY_1284__PHY_SW_GRP1_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP2_SHIFT_2_MASK            0x00001F00U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP2_SHIFT_2_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP2_SHIFT_2_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP2_SHIFT_2__REG DENALI_PHY_1284
+#define LPDDR4__PHY_SW_GRP2_SHIFT_2__FLD LPDDR4__DENALI_PHY_1284__PHY_SW_GRP2_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP3_SHIFT_2_MASK            0x001F0000U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP3_SHIFT_2_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP3_SHIFT_2_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP3_SHIFT_2__REG DENALI_PHY_1284
+#define LPDDR4__PHY_SW_GRP3_SHIFT_2__FLD LPDDR4__DENALI_PHY_1284__PHY_SW_GRP3_SHIFT_2
+
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP0_SHIFT_3_MASK            0x1F000000U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP0_SHIFT_3_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_1284__PHY_SW_GRP0_SHIFT_3_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP0_SHIFT_3__REG DENALI_PHY_1284
+#define LPDDR4__PHY_SW_GRP0_SHIFT_3__FLD LPDDR4__DENALI_PHY_1284__PHY_SW_GRP0_SHIFT_3
+
+#define LPDDR4__DENALI_PHY_1285_READ_MASK                            0x001F1F1FU
+#define LPDDR4__DENALI_PHY_1285_WRITE_MASK                           0x001F1F1FU
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP1_SHIFT_3_MASK            0x0000001FU
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP1_SHIFT_3_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP1_SHIFT_3_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP1_SHIFT_3__REG DENALI_PHY_1285
+#define LPDDR4__PHY_SW_GRP1_SHIFT_3__FLD LPDDR4__DENALI_PHY_1285__PHY_SW_GRP1_SHIFT_3
+
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP2_SHIFT_3_MASK            0x00001F00U
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP2_SHIFT_3_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP2_SHIFT_3_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP2_SHIFT_3__REG DENALI_PHY_1285
+#define LPDDR4__PHY_SW_GRP2_SHIFT_3__FLD LPDDR4__DENALI_PHY_1285__PHY_SW_GRP2_SHIFT_3
+
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP3_SHIFT_3_MASK            0x001F0000U
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP3_SHIFT_3_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_1285__PHY_SW_GRP3_SHIFT_3_WIDTH                    5U
+#define LPDDR4__PHY_SW_GRP3_SHIFT_3__REG DENALI_PHY_1285
+#define LPDDR4__PHY_SW_GRP3_SHIFT_3__FLD LPDDR4__DENALI_PHY_1285__PHY_SW_GRP3_SHIFT_3
+
+#define LPDDR4__DENALI_PHY_1286_READ_MASK                            0x011F07FFU
+#define LPDDR4__DENALI_PHY_1286_WRITE_MASK                           0x011F07FFU
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_SLAVE_DELAY_MASK     0x000007FFU
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_SLAVE_DELAY_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_SLAVE_DELAY_WIDTH            11U
+#define LPDDR4__PHY_GRP_BYPASS_SLAVE_DELAY__REG DENALI_PHY_1286
+#define LPDDR4__PHY_GRP_BYPASS_SLAVE_DELAY__FLD LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_SLAVE_DELAY
+
+#define LPDDR4__DENALI_PHY_1286__PHY_SW_GRP_BYPASS_SHIFT_MASK        0x001F0000U
+#define LPDDR4__DENALI_PHY_1286__PHY_SW_GRP_BYPASS_SHIFT_SHIFT               16U
+#define LPDDR4__DENALI_PHY_1286__PHY_SW_GRP_BYPASS_SHIFT_WIDTH                5U
+#define LPDDR4__PHY_SW_GRP_BYPASS_SHIFT__REG DENALI_PHY_1286
+#define LPDDR4__PHY_SW_GRP_BYPASS_SHIFT__FLD LPDDR4__DENALI_PHY_1286__PHY_SW_GRP_BYPASS_SHIFT
+
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_OVERRIDE_MASK        0x01000000U
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_OVERRIDE_SHIFT               24U
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_OVERRIDE_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_OVERRIDE_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_OVERRIDE_WOSET                0U
+#define LPDDR4__PHY_GRP_BYPASS_OVERRIDE__REG DENALI_PHY_1286
+#define LPDDR4__PHY_GRP_BYPASS_OVERRIDE__FLD LPDDR4__DENALI_PHY_1286__PHY_GRP_BYPASS_OVERRIDE
+
+#define LPDDR4__DENALI_PHY_1287_READ_MASK                            0x07FF0100U
+#define LPDDR4__DENALI_PHY_1287_WRITE_MASK                           0x07FF0100U
+#define LPDDR4__DENALI_PHY_1287__SC_PHY_MANUAL_UPDATE_MASK           0x00000001U
+#define LPDDR4__DENALI_PHY_1287__SC_PHY_MANUAL_UPDATE_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1287__SC_PHY_MANUAL_UPDATE_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_1287__SC_PHY_MANUAL_UPDATE_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_1287__SC_PHY_MANUAL_UPDATE_WOSET                   0U
+#define LPDDR4__SC_PHY_MANUAL_UPDATE__REG DENALI_PHY_1287
+#define LPDDR4__SC_PHY_MANUAL_UPDATE__FLD LPDDR4__DENALI_PHY_1287__SC_PHY_MANUAL_UPDATE
+
+#define LPDDR4__DENALI_PHY_1287__PHY_MANUAL_UPDATE_PHYUPD_ENABLE_MASK 0x00000100U
+#define LPDDR4__DENALI_PHY_1287__PHY_MANUAL_UPDATE_PHYUPD_ENABLE_SHIFT        8U
+#define LPDDR4__DENALI_PHY_1287__PHY_MANUAL_UPDATE_PHYUPD_ENABLE_WIDTH        1U
+#define LPDDR4__DENALI_PHY_1287__PHY_MANUAL_UPDATE_PHYUPD_ENABLE_WOCLR        0U
+#define LPDDR4__DENALI_PHY_1287__PHY_MANUAL_UPDATE_PHYUPD_ENABLE_WOSET        0U
+#define LPDDR4__PHY_MANUAL_UPDATE_PHYUPD_ENABLE__REG DENALI_PHY_1287
+#define LPDDR4__PHY_MANUAL_UPDATE_PHYUPD_ENABLE__FLD LPDDR4__DENALI_PHY_1287__PHY_MANUAL_UPDATE_PHYUPD_ENABLE
+
+#define LPDDR4__DENALI_PHY_1287__PHY_CSLVL_START_MASK                0x07FF0000U
+#define LPDDR4__DENALI_PHY_1287__PHY_CSLVL_START_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_1287__PHY_CSLVL_START_WIDTH                       11U
+#define LPDDR4__PHY_CSLVL_START__REG DENALI_PHY_1287
+#define LPDDR4__PHY_CSLVL_START__FLD LPDDR4__DENALI_PHY_1287__PHY_CSLVL_START
+
+#define LPDDR4__DENALI_PHY_1288_READ_MASK                            0x000107FFU
+#define LPDDR4__DENALI_PHY_1288_WRITE_MASK                           0x000107FFU
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_COARSE_DLY_MASK           0x000007FFU
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_COARSE_DLY_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_COARSE_DLY_WIDTH                  11U
+#define LPDDR4__PHY_CSLVL_COARSE_DLY__REG DENALI_PHY_1288
+#define LPDDR4__PHY_CSLVL_COARSE_DLY__FLD LPDDR4__DENALI_PHY_1288__PHY_CSLVL_COARSE_DLY
+
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_DEBUG_MODE_MASK           0x00010000U
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_DEBUG_MODE_SHIFT                  16U
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_DEBUG_MODE_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_DEBUG_MODE_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_1288__PHY_CSLVL_DEBUG_MODE_WOSET                   0U
+#define LPDDR4__PHY_CSLVL_DEBUG_MODE__REG DENALI_PHY_1288
+#define LPDDR4__PHY_CSLVL_DEBUG_MODE__FLD LPDDR4__DENALI_PHY_1288__PHY_CSLVL_DEBUG_MODE
+
+#define LPDDR4__DENALI_PHY_1288__SC_PHY_CSLVL_DEBUG_CONT_MASK        0x01000000U
+#define LPDDR4__DENALI_PHY_1288__SC_PHY_CSLVL_DEBUG_CONT_SHIFT               24U
+#define LPDDR4__DENALI_PHY_1288__SC_PHY_CSLVL_DEBUG_CONT_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1288__SC_PHY_CSLVL_DEBUG_CONT_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1288__SC_PHY_CSLVL_DEBUG_CONT_WOSET                0U
+#define LPDDR4__SC_PHY_CSLVL_DEBUG_CONT__REG DENALI_PHY_1288
+#define LPDDR4__SC_PHY_CSLVL_DEBUG_CONT__FLD LPDDR4__DENALI_PHY_1288__SC_PHY_CSLVL_DEBUG_CONT
+
+#define LPDDR4__DENALI_PHY_1289__SC_PHY_CSLVL_ERROR_CLR_MASK         0x00000001U
+#define LPDDR4__DENALI_PHY_1289__SC_PHY_CSLVL_ERROR_CLR_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1289__SC_PHY_CSLVL_ERROR_CLR_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_1289__SC_PHY_CSLVL_ERROR_CLR_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_1289__SC_PHY_CSLVL_ERROR_CLR_WOSET                 0U
+#define LPDDR4__SC_PHY_CSLVL_ERROR_CLR__REG DENALI_PHY_1289
+#define LPDDR4__SC_PHY_CSLVL_ERROR_CLR__FLD LPDDR4__DENALI_PHY_1289__SC_PHY_CSLVL_ERROR_CLR
+
+#define LPDDR4__DENALI_PHY_1290_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1290_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1290__PHY_CSLVL_OBS0_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1290__PHY_CSLVL_OBS0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1290__PHY_CSLVL_OBS0_WIDTH                        32U
+#define LPDDR4__PHY_CSLVL_OBS0__REG DENALI_PHY_1290
+#define LPDDR4__PHY_CSLVL_OBS0__FLD LPDDR4__DENALI_PHY_1290__PHY_CSLVL_OBS0
+
+#define LPDDR4__DENALI_PHY_1291_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1291_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1291__PHY_CSLVL_OBS1_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1291__PHY_CSLVL_OBS1_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1291__PHY_CSLVL_OBS1_WIDTH                        32U
+#define LPDDR4__PHY_CSLVL_OBS1__REG DENALI_PHY_1291
+#define LPDDR4__PHY_CSLVL_OBS1__FLD LPDDR4__DENALI_PHY_1291__PHY_CSLVL_OBS1
+
+#define LPDDR4__DENALI_PHY_1292_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1292_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1292__PHY_CSLVL_OBS2_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1292__PHY_CSLVL_OBS2_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1292__PHY_CSLVL_OBS2_WIDTH                        32U
+#define LPDDR4__PHY_CSLVL_OBS2__REG DENALI_PHY_1292
+#define LPDDR4__PHY_CSLVL_OBS2__FLD LPDDR4__DENALI_PHY_1292__PHY_CSLVL_OBS2
+
+#define LPDDR4__DENALI_PHY_1293_READ_MASK                            0x0101FF01U
+#define LPDDR4__DENALI_PHY_1293_WRITE_MASK                           0x0101FF01U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_ENABLE_MASK               0x00000001U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_ENABLE_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_ENABLE_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_ENABLE_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_ENABLE_WOSET                       0U
+#define LPDDR4__PHY_CSLVL_ENABLE__REG DENALI_PHY_1293
+#define LPDDR4__PHY_CSLVL_ENABLE__FLD LPDDR4__DENALI_PHY_1293__PHY_CSLVL_ENABLE
+
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_PERIODIC_START_OFFSET_MASK 0x0001FF00U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_PERIODIC_START_OFFSET_SHIFT        8U
+#define LPDDR4__DENALI_PHY_1293__PHY_CSLVL_PERIODIC_START_OFFSET_WIDTH        9U
+#define LPDDR4__PHY_CSLVL_PERIODIC_START_OFFSET__REG DENALI_PHY_1293
+#define LPDDR4__PHY_CSLVL_PERIODIC_START_OFFSET__FLD LPDDR4__DENALI_PHY_1293__PHY_CSLVL_PERIODIC_START_OFFSET
+
+#define LPDDR4__DENALI_PHY_1293__PHY_LP4_BOOT_DISABLE_MASK           0x01000000U
+#define LPDDR4__DENALI_PHY_1293__PHY_LP4_BOOT_DISABLE_SHIFT                  24U
+#define LPDDR4__DENALI_PHY_1293__PHY_LP4_BOOT_DISABLE_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_1293__PHY_LP4_BOOT_DISABLE_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_1293__PHY_LP4_BOOT_DISABLE_WOSET                   0U
+#define LPDDR4__PHY_LP4_BOOT_DISABLE__REG DENALI_PHY_1293
+#define LPDDR4__PHY_LP4_BOOT_DISABLE__FLD LPDDR4__DENALI_PHY_1293__PHY_LP4_BOOT_DISABLE
+
+#define LPDDR4__DENALI_PHY_1294_READ_MASK                            0x0007FF03U
+#define LPDDR4__DENALI_PHY_1294_WRITE_MASK                           0x0007FF03U
+#define LPDDR4__DENALI_PHY_1294__PHY_CSLVL_CS_MAP_MASK               0x00000003U
+#define LPDDR4__DENALI_PHY_1294__PHY_CSLVL_CS_MAP_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1294__PHY_CSLVL_CS_MAP_WIDTH                       2U
+#define LPDDR4__PHY_CSLVL_CS_MAP__REG DENALI_PHY_1294
+#define LPDDR4__PHY_CSLVL_CS_MAP__FLD LPDDR4__DENALI_PHY_1294__PHY_CSLVL_CS_MAP
+
+#define LPDDR4__DENALI_PHY_1294__PHY_CSLVL_QTR_MASK                  0x0007FF00U
+#define LPDDR4__DENALI_PHY_1294__PHY_CSLVL_QTR_SHIFT                          8U
+#define LPDDR4__DENALI_PHY_1294__PHY_CSLVL_QTR_WIDTH                         11U
+#define LPDDR4__PHY_CSLVL_QTR__REG DENALI_PHY_1294
+#define LPDDR4__PHY_CSLVL_QTR__FLD LPDDR4__DENALI_PHY_1294__PHY_CSLVL_QTR
+
+#define LPDDR4__DENALI_PHY_1295_READ_MASK                            0x070F07FFU
+#define LPDDR4__DENALI_PHY_1295_WRITE_MASK                           0x070F07FFU
+#define LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CHK_MASK           0x000007FFU
+#define LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CHK_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CHK_WIDTH                  11U
+#define LPDDR4__PHY_CSLVL_COARSE_CHK__REG DENALI_PHY_1295
+#define LPDDR4__PHY_CSLVL_COARSE_CHK__FLD LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CHK
+
+#define LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CAPTURE_CNT_MASK   0x000F0000U
+#define LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CAPTURE_CNT_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CAPTURE_CNT_WIDTH           4U
+#define LPDDR4__PHY_CSLVL_COARSE_CAPTURE_CNT__REG DENALI_PHY_1295
+#define LPDDR4__PHY_CSLVL_COARSE_CAPTURE_CNT__FLD LPDDR4__DENALI_PHY_1295__PHY_CSLVL_COARSE_CAPTURE_CNT
+
+#define LPDDR4__DENALI_PHY_1295__PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_MASK 0x07000000U
+#define LPDDR4__DENALI_PHY_1295__PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_SHIFT      24U
+#define LPDDR4__DENALI_PHY_1295__PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE_WIDTH       3U
+#define LPDDR4__PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE__REG DENALI_PHY_1295
+#define LPDDR4__PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE__FLD LPDDR4__DENALI_PHY_1295__PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE
+
+#define LPDDR4__DENALI_PHY_1296_READ_MASK                            0x01010300U
+#define LPDDR4__DENALI_PHY_1296_WRITE_MASK                           0x01010300U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_SNAP_OBS_REGS_MASK       0x00000001U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_SNAP_OBS_REGS_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_SNAP_OBS_REGS_WIDTH               1U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_SNAP_OBS_REGS_WOCLR               0U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_SNAP_OBS_REGS_WOSET               0U
+#define LPDDR4__PHY_ADRCTL_SNAP_OBS_REGS__REG DENALI_PHY_1296
+#define LPDDR4__PHY_ADRCTL_SNAP_OBS_REGS__FLD LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_SNAP_OBS_REGS
+
+#define LPDDR4__DENALI_PHY_1296__PHY_DFI_PHYUPD_TYPE_MASK            0x00000300U
+#define LPDDR4__DENALI_PHY_1296__PHY_DFI_PHYUPD_TYPE_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1296__PHY_DFI_PHYUPD_TYPE_WIDTH                    2U
+#define LPDDR4__PHY_DFI_PHYUPD_TYPE__REG DENALI_PHY_1296
+#define LPDDR4__PHY_DFI_PHYUPD_TYPE__FLD LPDDR4__DENALI_PHY_1296__PHY_DFI_PHYUPD_TYPE
+
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_LPDDR_MASK               0x00010000U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_LPDDR_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_LPDDR_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_LPDDR_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_LPDDR_WOSET                       0U
+#define LPDDR4__PHY_ADRCTL_LPDDR__REG DENALI_PHY_1296
+#define LPDDR4__PHY_ADRCTL_LPDDR__FLD LPDDR4__DENALI_PHY_1296__PHY_ADRCTL_LPDDR
+
+#define LPDDR4__DENALI_PHY_1296__PHY_LP4_ACTIVE_MASK                 0x01000000U
+#define LPDDR4__DENALI_PHY_1296__PHY_LP4_ACTIVE_SHIFT                        24U
+#define LPDDR4__DENALI_PHY_1296__PHY_LP4_ACTIVE_WIDTH                         1U
+#define LPDDR4__DENALI_PHY_1296__PHY_LP4_ACTIVE_WOCLR                         0U
+#define LPDDR4__DENALI_PHY_1296__PHY_LP4_ACTIVE_WOSET                         0U
+#define LPDDR4__PHY_LP4_ACTIVE__REG DENALI_PHY_1296
+#define LPDDR4__PHY_LP4_ACTIVE__FLD LPDDR4__DENALI_PHY_1296__PHY_LP4_ACTIVE
+
+#define LPDDR4__DENALI_PHY_1297_READ_MASK                            0x0F010001U
+#define LPDDR4__DENALI_PHY_1297_WRITE_MASK                           0x0F010001U
+#define LPDDR4__DENALI_PHY_1297__PHY_LPDDR3_CS_MASK                  0x00000001U
+#define LPDDR4__DENALI_PHY_1297__PHY_LPDDR3_CS_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_1297__PHY_LPDDR3_CS_WIDTH                          1U
+#define LPDDR4__DENALI_PHY_1297__PHY_LPDDR3_CS_WOCLR                          0U
+#define LPDDR4__DENALI_PHY_1297__PHY_LPDDR3_CS_WOSET                          0U
+#define LPDDR4__PHY_LPDDR3_CS__REG DENALI_PHY_1297
+#define LPDDR4__PHY_LPDDR3_CS__FLD LPDDR4__DENALI_PHY_1297__PHY_LPDDR3_CS
+
+#define LPDDR4__DENALI_PHY_1297__SC_PHY_UPDATE_CLK_CAL_VALUES_MASK   0x00000100U
+#define LPDDR4__DENALI_PHY_1297__SC_PHY_UPDATE_CLK_CAL_VALUES_SHIFT           8U
+#define LPDDR4__DENALI_PHY_1297__SC_PHY_UPDATE_CLK_CAL_VALUES_WIDTH           1U
+#define LPDDR4__DENALI_PHY_1297__SC_PHY_UPDATE_CLK_CAL_VALUES_WOCLR           0U
+#define LPDDR4__DENALI_PHY_1297__SC_PHY_UPDATE_CLK_CAL_VALUES_WOSET           0U
+#define LPDDR4__SC_PHY_UPDATE_CLK_CAL_VALUES__REG DENALI_PHY_1297
+#define LPDDR4__SC_PHY_UPDATE_CLK_CAL_VALUES__FLD LPDDR4__DENALI_PHY_1297__SC_PHY_UPDATE_CLK_CAL_VALUES
+
+#define LPDDR4__DENALI_PHY_1297__PHY_CONTINUOUS_CLK_CAL_UPDATE_MASK  0x00010000U
+#define LPDDR4__DENALI_PHY_1297__PHY_CONTINUOUS_CLK_CAL_UPDATE_SHIFT         16U
+#define LPDDR4__DENALI_PHY_1297__PHY_CONTINUOUS_CLK_CAL_UPDATE_WIDTH          1U
+#define LPDDR4__DENALI_PHY_1297__PHY_CONTINUOUS_CLK_CAL_UPDATE_WOCLR          0U
+#define LPDDR4__DENALI_PHY_1297__PHY_CONTINUOUS_CLK_CAL_UPDATE_WOSET          0U
+#define LPDDR4__PHY_CONTINUOUS_CLK_CAL_UPDATE__REG DENALI_PHY_1297
+#define LPDDR4__PHY_CONTINUOUS_CLK_CAL_UPDATE__FLD LPDDR4__DENALI_PHY_1297__PHY_CONTINUOUS_CLK_CAL_UPDATE
+
+#define LPDDR4__DENALI_PHY_1297__PHY_SW_TXIO_CTRL_0_MASK             0x0F000000U
+#define LPDDR4__DENALI_PHY_1297__PHY_SW_TXIO_CTRL_0_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_1297__PHY_SW_TXIO_CTRL_0_WIDTH                     4U
+#define LPDDR4__PHY_SW_TXIO_CTRL_0__REG DENALI_PHY_1297
+#define LPDDR4__PHY_SW_TXIO_CTRL_0__FLD LPDDR4__DENALI_PHY_1297__PHY_SW_TXIO_CTRL_0
+
+#define LPDDR4__DENALI_PHY_1298_READ_MASK                            0x010F0F0FU
+#define LPDDR4__DENALI_PHY_1298_WRITE_MASK                           0x010F0F0FU
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_1_MASK             0x0000000FU
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_1_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_1_WIDTH                     4U
+#define LPDDR4__PHY_SW_TXIO_CTRL_1__REG DENALI_PHY_1298
+#define LPDDR4__PHY_SW_TXIO_CTRL_1__FLD LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_1
+
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_2_MASK             0x00000F00U
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_2_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_2_WIDTH                     4U
+#define LPDDR4__PHY_SW_TXIO_CTRL_2__REG DENALI_PHY_1298
+#define LPDDR4__PHY_SW_TXIO_CTRL_2__FLD LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_2
+
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_3_MASK             0x000F0000U
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_3_SHIFT                    16U
+#define LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_3_WIDTH                     4U
+#define LPDDR4__PHY_SW_TXIO_CTRL_3__REG DENALI_PHY_1298
+#define LPDDR4__PHY_SW_TXIO_CTRL_3__FLD LPDDR4__DENALI_PHY_1298__PHY_SW_TXIO_CTRL_3
+
+#define LPDDR4__DENALI_PHY_1298__PHY_MEMCLK_SW_TXIO_CTRL_MASK        0x01000000U
+#define LPDDR4__DENALI_PHY_1298__PHY_MEMCLK_SW_TXIO_CTRL_SHIFT               24U
+#define LPDDR4__DENALI_PHY_1298__PHY_MEMCLK_SW_TXIO_CTRL_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1298__PHY_MEMCLK_SW_TXIO_CTRL_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1298__PHY_MEMCLK_SW_TXIO_CTRL_WOSET                0U
+#define LPDDR4__PHY_MEMCLK_SW_TXIO_CTRL__REG DENALI_PHY_1298
+#define LPDDR4__PHY_MEMCLK_SW_TXIO_CTRL__FLD LPDDR4__DENALI_PHY_1298__PHY_MEMCLK_SW_TXIO_CTRL
+
+#define LPDDR4__DENALI_PHY_1299_READ_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_1299_WRITE_MASK                           0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_0_MASK     0x0000000FU
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_0_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_0_WIDTH             4U
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_0__REG DENALI_PHY_1299
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_0__FLD LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_0
+
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_1_MASK     0x00000F00U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_1_SHIFT             8U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_1_WIDTH             4U
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_1__REG DENALI_PHY_1299
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_1__FLD LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_1
+
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_2_MASK     0x000F0000U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_2_SHIFT            16U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_2_WIDTH             4U
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_2__REG DENALI_PHY_1299
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_2__FLD LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_2
+
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_3_MASK     0x0F000000U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_3_SHIFT            24U
+#define LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_3_WIDTH             4U
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_3__REG DENALI_PHY_1299
+#define LPDDR4__PHY_ADRCTL_SW_TXPWR_CTRL_3__FLD LPDDR4__DENALI_PHY_1299__PHY_ADRCTL_SW_TXPWR_CTRL_3
+
+#define LPDDR4__DENALI_PHY_1300_READ_MASK                            0x00010101U
+#define LPDDR4__DENALI_PHY_1300_WRITE_MASK                           0x00010101U
+#define LPDDR4__DENALI_PHY_1300__PHY_MEMCLK_SW_TXPWR_CTRL_MASK       0x00000001U
+#define LPDDR4__DENALI_PHY_1300__PHY_MEMCLK_SW_TXPWR_CTRL_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1300__PHY_MEMCLK_SW_TXPWR_CTRL_WIDTH               1U
+#define LPDDR4__DENALI_PHY_1300__PHY_MEMCLK_SW_TXPWR_CTRL_WOCLR               0U
+#define LPDDR4__DENALI_PHY_1300__PHY_MEMCLK_SW_TXPWR_CTRL_WOSET               0U
+#define LPDDR4__PHY_MEMCLK_SW_TXPWR_CTRL__REG DENALI_PHY_1300
+#define LPDDR4__PHY_MEMCLK_SW_TXPWR_CTRL__FLD LPDDR4__DENALI_PHY_1300__PHY_MEMCLK_SW_TXPWR_CTRL
+
+#define LPDDR4__DENALI_PHY_1300__PHY_TOP_STATIC_TOG_DISABLE_MASK     0x00000100U
+#define LPDDR4__DENALI_PHY_1300__PHY_TOP_STATIC_TOG_DISABLE_SHIFT             8U
+#define LPDDR4__DENALI_PHY_1300__PHY_TOP_STATIC_TOG_DISABLE_WIDTH             1U
+#define LPDDR4__DENALI_PHY_1300__PHY_TOP_STATIC_TOG_DISABLE_WOCLR             0U
+#define LPDDR4__DENALI_PHY_1300__PHY_TOP_STATIC_TOG_DISABLE_WOSET             0U
+#define LPDDR4__PHY_TOP_STATIC_TOG_DISABLE__REG DENALI_PHY_1300
+#define LPDDR4__PHY_TOP_STATIC_TOG_DISABLE__FLD LPDDR4__DENALI_PHY_1300__PHY_TOP_STATIC_TOG_DISABLE
+
+#define LPDDR4__DENALI_PHY_1300__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_MASK 0x00010000U
+#define LPDDR4__DENALI_PHY_1300__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_SHIFT   16U
+#define LPDDR4__DENALI_PHY_1300__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_WIDTH    1U
+#define LPDDR4__DENALI_PHY_1300__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_WOCLR    0U
+#define LPDDR4__DENALI_PHY_1300__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE_WOSET    0U
+#define LPDDR4__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE__REG DENALI_PHY_1300
+#define LPDDR4__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE__FLD LPDDR4__DENALI_PHY_1300__PHY_BYTE_DISABLE_STATIC_TOG_DISABLE
+
+#define LPDDR4__DENALI_PHY_1301_READ_MASK                            0x010FFFFFU
+#define LPDDR4__DENALI_PHY_1301_WRITE_MASK                           0x010FFFFFU
+#define LPDDR4__DENALI_PHY_1301__PHY_STATIC_TOG_CONTROL_MASK         0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1301__PHY_STATIC_TOG_CONTROL_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1301__PHY_STATIC_TOG_CONTROL_WIDTH                16U
+#define LPDDR4__PHY_STATIC_TOG_CONTROL__REG DENALI_PHY_1301
+#define LPDDR4__PHY_STATIC_TOG_CONTROL__FLD LPDDR4__DENALI_PHY_1301__PHY_STATIC_TOG_CONTROL
+
+#define LPDDR4__DENALI_PHY_1301__PHY_ADRCTL_STATIC_TOG_DISABLE_MASK  0x000F0000U
+#define LPDDR4__DENALI_PHY_1301__PHY_ADRCTL_STATIC_TOG_DISABLE_SHIFT         16U
+#define LPDDR4__DENALI_PHY_1301__PHY_ADRCTL_STATIC_TOG_DISABLE_WIDTH          4U
+#define LPDDR4__PHY_ADRCTL_STATIC_TOG_DISABLE__REG DENALI_PHY_1301
+#define LPDDR4__PHY_ADRCTL_STATIC_TOG_DISABLE__FLD LPDDR4__DENALI_PHY_1301__PHY_ADRCTL_STATIC_TOG_DISABLE
+
+#define LPDDR4__DENALI_PHY_1301__PHY_MEMCLK_STATIC_TOG_DISABLE_MASK  0x01000000U
+#define LPDDR4__DENALI_PHY_1301__PHY_MEMCLK_STATIC_TOG_DISABLE_SHIFT         24U
+#define LPDDR4__DENALI_PHY_1301__PHY_MEMCLK_STATIC_TOG_DISABLE_WIDTH          1U
+#define LPDDR4__DENALI_PHY_1301__PHY_MEMCLK_STATIC_TOG_DISABLE_WOCLR          0U
+#define LPDDR4__DENALI_PHY_1301__PHY_MEMCLK_STATIC_TOG_DISABLE_WOSET          0U
+#define LPDDR4__PHY_MEMCLK_STATIC_TOG_DISABLE__REG DENALI_PHY_1301
+#define LPDDR4__PHY_MEMCLK_STATIC_TOG_DISABLE__FLD LPDDR4__DENALI_PHY_1301__PHY_MEMCLK_STATIC_TOG_DISABLE
+
+#define LPDDR4__DENALI_PHY_1302_READ_MASK                            0x00000001U
+#define LPDDR4__DENALI_PHY_1302_WRITE_MASK                           0x00000001U
+#define LPDDR4__DENALI_PHY_1302__PHY_LP4_BOOT_PLL_BYPASS_MASK        0x00000001U
+#define LPDDR4__DENALI_PHY_1302__PHY_LP4_BOOT_PLL_BYPASS_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1302__PHY_LP4_BOOT_PLL_BYPASS_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1302__PHY_LP4_BOOT_PLL_BYPASS_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1302__PHY_LP4_BOOT_PLL_BYPASS_WOSET                0U
+#define LPDDR4__PHY_LP4_BOOT_PLL_BYPASS__REG DENALI_PHY_1302
+#define LPDDR4__PHY_LP4_BOOT_PLL_BYPASS__FLD LPDDR4__DENALI_PHY_1302__PHY_LP4_BOOT_PLL_BYPASS
+
+#define LPDDR4__DENALI_PHY_1303_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1303_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1303__PHY_CLK_SWITCH_OBS_MASK             0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1303__PHY_CLK_SWITCH_OBS_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1303__PHY_CLK_SWITCH_OBS_WIDTH                    32U
+#define LPDDR4__PHY_CLK_SWITCH_OBS__REG DENALI_PHY_1303
+#define LPDDR4__PHY_CLK_SWITCH_OBS__FLD LPDDR4__DENALI_PHY_1303__PHY_CLK_SWITCH_OBS
+
+#define LPDDR4__DENALI_PHY_1304_READ_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1304_WRITE_MASK                           0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1304__PHY_PLL_WAIT_MASK                   0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1304__PHY_PLL_WAIT_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_1304__PHY_PLL_WAIT_WIDTH                          16U
+#define LPDDR4__PHY_PLL_WAIT__REG DENALI_PHY_1304
+#define LPDDR4__PHY_PLL_WAIT__FLD LPDDR4__DENALI_PHY_1304__PHY_PLL_WAIT
+
+#define LPDDR4__DENALI_PHY_1305_READ_MASK                            0x00000001U
+#define LPDDR4__DENALI_PHY_1305_WRITE_MASK                           0x00000001U
+#define LPDDR4__DENALI_PHY_1305__PHY_SW_PLL_BYPASS_MASK              0x00000001U
+#define LPDDR4__DENALI_PHY_1305__PHY_SW_PLL_BYPASS_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1305__PHY_SW_PLL_BYPASS_WIDTH                      1U
+#define LPDDR4__DENALI_PHY_1305__PHY_SW_PLL_BYPASS_WOCLR                      0U
+#define LPDDR4__DENALI_PHY_1305__PHY_SW_PLL_BYPASS_WOSET                      0U
+#define LPDDR4__PHY_SW_PLL_BYPASS__REG DENALI_PHY_1305
+#define LPDDR4__PHY_SW_PLL_BYPASS__FLD LPDDR4__DENALI_PHY_1305__PHY_SW_PLL_BYPASS
+
+#define LPDDR4__DENALI_PHY_1306_READ_MASK                            0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_1306_WRITE_MASK                           0x0F0F0F0FU
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_0_MASK            0x0000000FU
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_0_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_0_WIDTH                    4U
+#define LPDDR4__PHY_SET_DFI_INPUT_0__REG DENALI_PHY_1306
+#define LPDDR4__PHY_SET_DFI_INPUT_0__FLD LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_0
+
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_1_MASK            0x00000F00U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_1_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_1_WIDTH                    4U
+#define LPDDR4__PHY_SET_DFI_INPUT_1__REG DENALI_PHY_1306
+#define LPDDR4__PHY_SET_DFI_INPUT_1__FLD LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_1
+
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_2_MASK            0x000F0000U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_2_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_2_WIDTH                    4U
+#define LPDDR4__PHY_SET_DFI_INPUT_2__REG DENALI_PHY_1306
+#define LPDDR4__PHY_SET_DFI_INPUT_2__FLD LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_2
+
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_3_MASK            0x0F000000U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_3_SHIFT                   24U
+#define LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_3_WIDTH                    4U
+#define LPDDR4__PHY_SET_DFI_INPUT_3__REG DENALI_PHY_1306
+#define LPDDR4__PHY_SET_DFI_INPUT_3__FLD LPDDR4__DENALI_PHY_1306__PHY_SET_DFI_INPUT_3
+
+#define LPDDR4__DENALI_PHY_1307_READ_MASK                            0x03030303U
+#define LPDDR4__DENALI_PHY_1307_WRITE_MASK                           0x03030303U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT0_0_MASK   0x00000003U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT0_0_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT0_0_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_0__REG DENALI_PHY_1307
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_0__FLD LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT0_0
+
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT1_0_MASK   0x00000300U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT1_0_SHIFT           8U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT1_0_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_0__REG DENALI_PHY_1307
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_0__FLD LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT1_0
+
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT2_0_MASK   0x00030000U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT2_0_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT2_0_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_0__REG DENALI_PHY_1307
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_0__FLD LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT2_0
+
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT3_0_MASK   0x03000000U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT3_0_SHIFT          24U
+#define LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT3_0_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_0__REG DENALI_PHY_1307
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_0__FLD LPDDR4__DENALI_PHY_1307__PHY_CS_ACS_ALLOCATION_BIT3_0
+
+#define LPDDR4__DENALI_PHY_1308_READ_MASK                            0x03030303U
+#define LPDDR4__DENALI_PHY_1308_WRITE_MASK                           0x03030303U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT0_1_MASK   0x00000003U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT0_1_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT0_1_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_1__REG DENALI_PHY_1308
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_1__FLD LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT0_1
+
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT1_1_MASK   0x00000300U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT1_1_SHIFT           8U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT1_1_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_1__REG DENALI_PHY_1308
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_1__FLD LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT1_1
+
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT2_1_MASK   0x00030000U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT2_1_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT2_1_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_1__REG DENALI_PHY_1308
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_1__FLD LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT2_1
+
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT3_1_MASK   0x03000000U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT3_1_SHIFT          24U
+#define LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT3_1_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_1__REG DENALI_PHY_1308
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_1__FLD LPDDR4__DENALI_PHY_1308__PHY_CS_ACS_ALLOCATION_BIT3_1
+
+#define LPDDR4__DENALI_PHY_1309_READ_MASK                            0x03030303U
+#define LPDDR4__DENALI_PHY_1309_WRITE_MASK                           0x03030303U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT0_2_MASK   0x00000003U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT0_2_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT0_2_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_2__REG DENALI_PHY_1309
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_2__FLD LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT0_2
+
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT1_2_MASK   0x00000300U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT1_2_SHIFT           8U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT1_2_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_2__REG DENALI_PHY_1309
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_2__FLD LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT1_2
+
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT2_2_MASK   0x00030000U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT2_2_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT2_2_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_2__REG DENALI_PHY_1309
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_2__FLD LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT2_2
+
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT3_2_MASK   0x03000000U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT3_2_SHIFT          24U
+#define LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT3_2_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_2__REG DENALI_PHY_1309
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_2__FLD LPDDR4__DENALI_PHY_1309__PHY_CS_ACS_ALLOCATION_BIT3_2
+
+#define LPDDR4__DENALI_PHY_1310_READ_MASK                            0x03030303U
+#define LPDDR4__DENALI_PHY_1310_WRITE_MASK                           0x03030303U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT0_3_MASK   0x00000003U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT0_3_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT0_3_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_3__REG DENALI_PHY_1310
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT0_3__FLD LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT0_3
+
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT1_3_MASK   0x00000300U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT1_3_SHIFT           8U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT1_3_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_3__REG DENALI_PHY_1310
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT1_3__FLD LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT1_3
+
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT2_3_MASK   0x00030000U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT2_3_SHIFT          16U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT2_3_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_3__REG DENALI_PHY_1310
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT2_3__FLD LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT2_3
+
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT3_3_MASK   0x03000000U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT3_3_SHIFT          24U
+#define LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT3_3_WIDTH           2U
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_3__REG DENALI_PHY_1310
+#define LPDDR4__PHY_CS_ACS_ALLOCATION_BIT3_3__FLD LPDDR4__DENALI_PHY_1310__PHY_CS_ACS_ALLOCATION_BIT3_3
+
+#define LPDDR4__DENALI_PHY_1311_READ_MASK                            0xFFFF1FFFU
+#define LPDDR4__DENALI_PHY_1311_WRITE_MASK                           0xFFFF1FFFU
+#define LPDDR4__DENALI_PHY_1311__PHY_LP4_BOOT_PLL_CTRL_MASK          0x00001FFFU
+#define LPDDR4__DENALI_PHY_1311__PHY_LP4_BOOT_PLL_CTRL_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1311__PHY_LP4_BOOT_PLL_CTRL_WIDTH                 13U
+#define LPDDR4__PHY_LP4_BOOT_PLL_CTRL__REG DENALI_PHY_1311
+#define LPDDR4__PHY_LP4_BOOT_PLL_CTRL__FLD LPDDR4__DENALI_PHY_1311__PHY_LP4_BOOT_PLL_CTRL
+
+#define LPDDR4__DENALI_PHY_1311__PHY_PLL_CTRL_OVERRIDE_MASK          0xFFFF0000U
+#define LPDDR4__DENALI_PHY_1311__PHY_PLL_CTRL_OVERRIDE_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_1311__PHY_PLL_CTRL_OVERRIDE_WIDTH                 16U
+#define LPDDR4__PHY_PLL_CTRL_OVERRIDE__REG DENALI_PHY_1311
+#define LPDDR4__PHY_PLL_CTRL_OVERRIDE__FLD LPDDR4__DENALI_PHY_1311__PHY_PLL_CTRL_OVERRIDE
+
+#define LPDDR4__DENALI_PHY_1312_READ_MASK                            0x0000FF01U
+#define LPDDR4__DENALI_PHY_1312_WRITE_MASK                           0x0000FF01U
+#define LPDDR4__DENALI_PHY_1312__PHY_USE_PLL_DSKEWCALLOCK_MASK       0x00000001U
+#define LPDDR4__DENALI_PHY_1312__PHY_USE_PLL_DSKEWCALLOCK_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1312__PHY_USE_PLL_DSKEWCALLOCK_WIDTH               1U
+#define LPDDR4__DENALI_PHY_1312__PHY_USE_PLL_DSKEWCALLOCK_WOCLR               0U
+#define LPDDR4__DENALI_PHY_1312__PHY_USE_PLL_DSKEWCALLOCK_WOSET               0U
+#define LPDDR4__PHY_USE_PLL_DSKEWCALLOCK__REG DENALI_PHY_1312
+#define LPDDR4__PHY_USE_PLL_DSKEWCALLOCK__FLD LPDDR4__DENALI_PHY_1312__PHY_USE_PLL_DSKEWCALLOCK
+
+#define LPDDR4__DENALI_PHY_1312__PHY_PLL_SPO_CAL_CTRL_MASK           0x0000FF00U
+#define LPDDR4__DENALI_PHY_1312__PHY_PLL_SPO_CAL_CTRL_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_1312__PHY_PLL_SPO_CAL_CTRL_WIDTH                   8U
+#define LPDDR4__PHY_PLL_SPO_CAL_CTRL__REG DENALI_PHY_1312
+#define LPDDR4__PHY_PLL_SPO_CAL_CTRL__FLD LPDDR4__DENALI_PHY_1312__PHY_PLL_SPO_CAL_CTRL
+
+#define LPDDR4__DENALI_PHY_1312__SC_PHY_PLL_SPO_CAL_SNAP_OBS_MASK    0x00030000U
+#define LPDDR4__DENALI_PHY_1312__SC_PHY_PLL_SPO_CAL_SNAP_OBS_SHIFT           16U
+#define LPDDR4__DENALI_PHY_1312__SC_PHY_PLL_SPO_CAL_SNAP_OBS_WIDTH            2U
+#define LPDDR4__SC_PHY_PLL_SPO_CAL_SNAP_OBS__REG DENALI_PHY_1312
+#define LPDDR4__SC_PHY_PLL_SPO_CAL_SNAP_OBS__FLD LPDDR4__DENALI_PHY_1312__SC_PHY_PLL_SPO_CAL_SNAP_OBS
+
+#define LPDDR4__DENALI_PHY_1313_READ_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1313_WRITE_MASK                           0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1313__PHY_PLL_OBS_0_MASK                  0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1313__PHY_PLL_OBS_0_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_1313__PHY_PLL_OBS_0_WIDTH                         16U
+#define LPDDR4__PHY_PLL_OBS_0__REG DENALI_PHY_1313
+#define LPDDR4__PHY_PLL_OBS_0__FLD LPDDR4__DENALI_PHY_1313__PHY_PLL_OBS_0
+
+#define LPDDR4__DENALI_PHY_1314_READ_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1314_WRITE_MASK                           0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1314__PHY_PLL_SPO_CAL_OBS_0_MASK          0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1314__PHY_PLL_SPO_CAL_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1314__PHY_PLL_SPO_CAL_OBS_0_WIDTH                 17U
+#define LPDDR4__PHY_PLL_SPO_CAL_OBS_0__REG DENALI_PHY_1314
+#define LPDDR4__PHY_PLL_SPO_CAL_OBS_0__FLD LPDDR4__DENALI_PHY_1314__PHY_PLL_SPO_CAL_OBS_0
+
+#define LPDDR4__DENALI_PHY_1315_READ_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_1315_WRITE_MASK                           0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_1315__PHY_PLL_DESKEWCALIN_0_MASK          0x00000FFFU
+#define LPDDR4__DENALI_PHY_1315__PHY_PLL_DESKEWCALIN_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1315__PHY_PLL_DESKEWCALIN_0_WIDTH                 12U
+#define LPDDR4__PHY_PLL_DESKEWCALIN_0__REG DENALI_PHY_1315
+#define LPDDR4__PHY_PLL_DESKEWCALIN_0__FLD LPDDR4__DENALI_PHY_1315__PHY_PLL_DESKEWCALIN_0
+
+#define LPDDR4__DENALI_PHY_1315__PHY_LP4_BOOT_PLL_DESKEWCALIN_0_MASK 0x0FFF0000U
+#define LPDDR4__DENALI_PHY_1315__PHY_LP4_BOOT_PLL_DESKEWCALIN_0_SHIFT        16U
+#define LPDDR4__DENALI_PHY_1315__PHY_LP4_BOOT_PLL_DESKEWCALIN_0_WIDTH        12U
+#define LPDDR4__PHY_LP4_BOOT_PLL_DESKEWCALIN_0__REG DENALI_PHY_1315
+#define LPDDR4__PHY_LP4_BOOT_PLL_DESKEWCALIN_0__FLD LPDDR4__DENALI_PHY_1315__PHY_LP4_BOOT_PLL_DESKEWCALIN_0
+
+#define LPDDR4__DENALI_PHY_1316_READ_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1316_WRITE_MASK                           0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1316__PHY_PLL_OBS_1_MASK                  0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1316__PHY_PLL_OBS_1_SHIFT                          0U
+#define LPDDR4__DENALI_PHY_1316__PHY_PLL_OBS_1_WIDTH                         16U
+#define LPDDR4__PHY_PLL_OBS_1__REG DENALI_PHY_1316
+#define LPDDR4__PHY_PLL_OBS_1__FLD LPDDR4__DENALI_PHY_1316__PHY_PLL_OBS_1
+
+#define LPDDR4__DENALI_PHY_1317_READ_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1317_WRITE_MASK                           0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1317__PHY_PLL_SPO_CAL_OBS_1_MASK          0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1317__PHY_PLL_SPO_CAL_OBS_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1317__PHY_PLL_SPO_CAL_OBS_1_WIDTH                 17U
+#define LPDDR4__PHY_PLL_SPO_CAL_OBS_1__REG DENALI_PHY_1317
+#define LPDDR4__PHY_PLL_SPO_CAL_OBS_1__FLD LPDDR4__DENALI_PHY_1317__PHY_PLL_SPO_CAL_OBS_1
+
+#define LPDDR4__DENALI_PHY_1318_READ_MASK                            0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_1318_WRITE_MASK                           0x0FFF0FFFU
+#define LPDDR4__DENALI_PHY_1318__PHY_PLL_DESKEWCALIN_1_MASK          0x00000FFFU
+#define LPDDR4__DENALI_PHY_1318__PHY_PLL_DESKEWCALIN_1_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1318__PHY_PLL_DESKEWCALIN_1_WIDTH                 12U
+#define LPDDR4__PHY_PLL_DESKEWCALIN_1__REG DENALI_PHY_1318
+#define LPDDR4__PHY_PLL_DESKEWCALIN_1__FLD LPDDR4__DENALI_PHY_1318__PHY_PLL_DESKEWCALIN_1
+
+#define LPDDR4__DENALI_PHY_1318__PHY_LP4_BOOT_PLL_DESKEWCALIN_1_MASK 0x0FFF0000U
+#define LPDDR4__DENALI_PHY_1318__PHY_LP4_BOOT_PLL_DESKEWCALIN_1_SHIFT        16U
+#define LPDDR4__DENALI_PHY_1318__PHY_LP4_BOOT_PLL_DESKEWCALIN_1_WIDTH        12U
+#define LPDDR4__PHY_LP4_BOOT_PLL_DESKEWCALIN_1__REG DENALI_PHY_1318
+#define LPDDR4__PHY_LP4_BOOT_PLL_DESKEWCALIN_1__FLD LPDDR4__DENALI_PHY_1318__PHY_LP4_BOOT_PLL_DESKEWCALIN_1
+
+#define LPDDR4__DENALI_PHY_1319_READ_MASK                            0xFF0F0101U
+#define LPDDR4__DENALI_PHY_1319_WRITE_MASK                           0xFF0F0101U
+#define LPDDR4__DENALI_PHY_1319__PHY_PLL_REFOUT_SEL_MASK             0x00000001U
+#define LPDDR4__DENALI_PHY_1319__PHY_PLL_REFOUT_SEL_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1319__PHY_PLL_REFOUT_SEL_WIDTH                     1U
+#define LPDDR4__DENALI_PHY_1319__PHY_PLL_REFOUT_SEL_WOCLR                     0U
+#define LPDDR4__DENALI_PHY_1319__PHY_PLL_REFOUT_SEL_WOSET                     0U
+#define LPDDR4__PHY_PLL_REFOUT_SEL__REG DENALI_PHY_1319
+#define LPDDR4__PHY_PLL_REFOUT_SEL__FLD LPDDR4__DENALI_PHY_1319__PHY_PLL_REFOUT_SEL
+
+#define LPDDR4__DENALI_PHY_1319__PHY_LP4_BOOT_LOW_FREQ_SEL_MASK      0x00000100U
+#define LPDDR4__DENALI_PHY_1319__PHY_LP4_BOOT_LOW_FREQ_SEL_SHIFT              8U
+#define LPDDR4__DENALI_PHY_1319__PHY_LP4_BOOT_LOW_FREQ_SEL_WIDTH              1U
+#define LPDDR4__DENALI_PHY_1319__PHY_LP4_BOOT_LOW_FREQ_SEL_WOCLR              0U
+#define LPDDR4__DENALI_PHY_1319__PHY_LP4_BOOT_LOW_FREQ_SEL_WOSET              0U
+#define LPDDR4__PHY_LP4_BOOT_LOW_FREQ_SEL__REG DENALI_PHY_1319
+#define LPDDR4__PHY_LP4_BOOT_LOW_FREQ_SEL__FLD LPDDR4__DENALI_PHY_1319__PHY_LP4_BOOT_LOW_FREQ_SEL
+
+#define LPDDR4__DENALI_PHY_1319__PHY_TCKSRE_WAIT_MASK                0x000F0000U
+#define LPDDR4__DENALI_PHY_1319__PHY_TCKSRE_WAIT_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_1319__PHY_TCKSRE_WAIT_WIDTH                        4U
+#define LPDDR4__PHY_TCKSRE_WAIT__REG DENALI_PHY_1319
+#define LPDDR4__PHY_TCKSRE_WAIT__FLD LPDDR4__DENALI_PHY_1319__PHY_TCKSRE_WAIT
+
+#define LPDDR4__DENALI_PHY_1319__PHY_LP_WAKEUP_MASK                  0xFF000000U
+#define LPDDR4__DENALI_PHY_1319__PHY_LP_WAKEUP_SHIFT                         24U
+#define LPDDR4__DENALI_PHY_1319__PHY_LP_WAKEUP_WIDTH                          8U
+#define LPDDR4__PHY_LP_WAKEUP__REG DENALI_PHY_1319
+#define LPDDR4__PHY_LP_WAKEUP__FLD LPDDR4__DENALI_PHY_1319__PHY_LP_WAKEUP
+
+#define LPDDR4__DENALI_PHY_1320_READ_MASK                            0x0003FF01U
+#define LPDDR4__DENALI_PHY_1320_WRITE_MASK                           0x0003FF01U
+#define LPDDR4__DENALI_PHY_1320__PHY_LS_IDLE_EN_MASK                 0x00000001U
+#define LPDDR4__DENALI_PHY_1320__PHY_LS_IDLE_EN_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1320__PHY_LS_IDLE_EN_WIDTH                         1U
+#define LPDDR4__DENALI_PHY_1320__PHY_LS_IDLE_EN_WOCLR                         0U
+#define LPDDR4__DENALI_PHY_1320__PHY_LS_IDLE_EN_WOSET                         0U
+#define LPDDR4__PHY_LS_IDLE_EN__REG DENALI_PHY_1320
+#define LPDDR4__PHY_LS_IDLE_EN__FLD LPDDR4__DENALI_PHY_1320__PHY_LS_IDLE_EN
+
+#define LPDDR4__DENALI_PHY_1320__PHY_LP_CTRLUPD_CNTR_CFG_MASK        0x0003FF00U
+#define LPDDR4__DENALI_PHY_1320__PHY_LP_CTRLUPD_CNTR_CFG_SHIFT                8U
+#define LPDDR4__DENALI_PHY_1320__PHY_LP_CTRLUPD_CNTR_CFG_WIDTH               10U
+#define LPDDR4__PHY_LP_CTRLUPD_CNTR_CFG__REG DENALI_PHY_1320
+#define LPDDR4__PHY_LP_CTRLUPD_CNTR_CFG__FLD LPDDR4__DENALI_PHY_1320__PHY_LP_CTRLUPD_CNTR_CFG
+
+#define LPDDR4__DENALI_PHY_1321_READ_MASK                            0x0101FFFFU
+#define LPDDR4__DENALI_PHY_1321_WRITE_MASK                           0x0101FFFFU
+#define LPDDR4__DENALI_PHY_1321__PHY_DS_EXIT_CTRL_MASK               0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1321__PHY_DS_EXIT_CTRL_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1321__PHY_DS_EXIT_CTRL_WIDTH                      17U
+#define LPDDR4__PHY_DS_EXIT_CTRL__REG DENALI_PHY_1321
+#define LPDDR4__PHY_DS_EXIT_CTRL__FLD LPDDR4__DENALI_PHY_1321__PHY_DS_EXIT_CTRL
+
+#define LPDDR4__DENALI_PHY_1321__PHY_TDFI_PHY_WRDELAY_MASK           0x01000000U
+#define LPDDR4__DENALI_PHY_1321__PHY_TDFI_PHY_WRDELAY_SHIFT                  24U
+#define LPDDR4__DENALI_PHY_1321__PHY_TDFI_PHY_WRDELAY_WIDTH                   1U
+#define LPDDR4__DENALI_PHY_1321__PHY_TDFI_PHY_WRDELAY_WOCLR                   0U
+#define LPDDR4__DENALI_PHY_1321__PHY_TDFI_PHY_WRDELAY_WOSET                   0U
+#define LPDDR4__PHY_TDFI_PHY_WRDELAY__REG DENALI_PHY_1321
+#define LPDDR4__PHY_TDFI_PHY_WRDELAY__FLD LPDDR4__DENALI_PHY_1321__PHY_TDFI_PHY_WRDELAY
+
+#define LPDDR4__DENALI_PHY_1322_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1322_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1322__PHY_PAD_FDBK_TERM_MASK              0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1322__PHY_PAD_FDBK_TERM_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1322__PHY_PAD_FDBK_TERM_WIDTH                     18U
+#define LPDDR4__PHY_PAD_FDBK_TERM__REG DENALI_PHY_1322
+#define LPDDR4__PHY_PAD_FDBK_TERM__FLD LPDDR4__DENALI_PHY_1322__PHY_PAD_FDBK_TERM
+
+#define LPDDR4__DENALI_PHY_1323_READ_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1323_WRITE_MASK                           0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1323__PHY_PAD_DATA_TERM_MASK              0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1323__PHY_PAD_DATA_TERM_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1323__PHY_PAD_DATA_TERM_WIDTH                     17U
+#define LPDDR4__PHY_PAD_DATA_TERM__REG DENALI_PHY_1323
+#define LPDDR4__PHY_PAD_DATA_TERM__FLD LPDDR4__DENALI_PHY_1323__PHY_PAD_DATA_TERM
+
+#define LPDDR4__DENALI_PHY_1324_READ_MASK                            0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1324_WRITE_MASK                           0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1324__PHY_PAD_DQS_TERM_MASK               0x0001FFFFU
+#define LPDDR4__DENALI_PHY_1324__PHY_PAD_DQS_TERM_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1324__PHY_PAD_DQS_TERM_WIDTH                      17U
+#define LPDDR4__PHY_PAD_DQS_TERM__REG DENALI_PHY_1324
+#define LPDDR4__PHY_PAD_DQS_TERM__FLD LPDDR4__DENALI_PHY_1324__PHY_PAD_DQS_TERM
+
+#define LPDDR4__DENALI_PHY_1325_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1325_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1325__PHY_PAD_ADDR_TERM_MASK              0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1325__PHY_PAD_ADDR_TERM_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1325__PHY_PAD_ADDR_TERM_WIDTH                     18U
+#define LPDDR4__PHY_PAD_ADDR_TERM__REG DENALI_PHY_1325
+#define LPDDR4__PHY_PAD_ADDR_TERM__FLD LPDDR4__DENALI_PHY_1325__PHY_PAD_ADDR_TERM
+
+#define LPDDR4__DENALI_PHY_1326_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1326_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1326__PHY_PAD_CLK_TERM_MASK               0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1326__PHY_PAD_CLK_TERM_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1326__PHY_PAD_CLK_TERM_WIDTH                      18U
+#define LPDDR4__PHY_PAD_CLK_TERM__REG DENALI_PHY_1326
+#define LPDDR4__PHY_PAD_CLK_TERM__FLD LPDDR4__DENALI_PHY_1326__PHY_PAD_CLK_TERM
+
+#define LPDDR4__DENALI_PHY_1327_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1327_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1327__PHY_PAD_ERR_TERM_MASK               0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1327__PHY_PAD_ERR_TERM_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1327__PHY_PAD_ERR_TERM_WIDTH                      18U
+#define LPDDR4__PHY_PAD_ERR_TERM__REG DENALI_PHY_1327
+#define LPDDR4__PHY_PAD_ERR_TERM__FLD LPDDR4__DENALI_PHY_1327__PHY_PAD_ERR_TERM
+
+#define LPDDR4__DENALI_PHY_1328_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1328_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1328__PHY_PAD_CKE_TERM_MASK               0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1328__PHY_PAD_CKE_TERM_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1328__PHY_PAD_CKE_TERM_WIDTH                      18U
+#define LPDDR4__PHY_PAD_CKE_TERM__REG DENALI_PHY_1328
+#define LPDDR4__PHY_PAD_CKE_TERM__FLD LPDDR4__DENALI_PHY_1328__PHY_PAD_CKE_TERM
+
+#define LPDDR4__DENALI_PHY_1329_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1329_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1329__PHY_PAD_RST_TERM_MASK               0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1329__PHY_PAD_RST_TERM_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1329__PHY_PAD_RST_TERM_WIDTH                      18U
+#define LPDDR4__PHY_PAD_RST_TERM__REG DENALI_PHY_1329
+#define LPDDR4__PHY_PAD_RST_TERM__FLD LPDDR4__DENALI_PHY_1329__PHY_PAD_RST_TERM
+
+#define LPDDR4__DENALI_PHY_1330_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1330_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1330__PHY_PAD_CS_TERM_MASK                0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1330__PHY_PAD_CS_TERM_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_1330__PHY_PAD_CS_TERM_WIDTH                       18U
+#define LPDDR4__PHY_PAD_CS_TERM__REG DENALI_PHY_1330
+#define LPDDR4__PHY_PAD_CS_TERM__FLD LPDDR4__DENALI_PHY_1330__PHY_PAD_CS_TERM
+
+#define LPDDR4__DENALI_PHY_1331_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1331_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1331__PHY_PAD_ODT_TERM_MASK               0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1331__PHY_PAD_ODT_TERM_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1331__PHY_PAD_ODT_TERM_WIDTH                      18U
+#define LPDDR4__PHY_PAD_ODT_TERM__REG DENALI_PHY_1331
+#define LPDDR4__PHY_PAD_ODT_TERM__FLD LPDDR4__DENALI_PHY_1331__PHY_PAD_ODT_TERM
+
+#define LPDDR4__DENALI_PHY_1332_READ_MASK                            0x1FFF03FFU
+#define LPDDR4__DENALI_PHY_1332_WRITE_MASK                           0x1FFF03FFU
+#define LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_RX_CAL_MASK              0x000003FFU
+#define LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_RX_CAL_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_RX_CAL_WIDTH                     10U
+#define LPDDR4__PHY_ADRCTL_RX_CAL__REG DENALI_PHY_1332
+#define LPDDR4__PHY_ADRCTL_RX_CAL__FLD LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_RX_CAL
+
+#define LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_LP3_RX_CAL_MASK          0x1FFF0000U
+#define LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_LP3_RX_CAL_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_LP3_RX_CAL_WIDTH                 13U
+#define LPDDR4__PHY_ADRCTL_LP3_RX_CAL__REG DENALI_PHY_1332
+#define LPDDR4__PHY_ADRCTL_LP3_RX_CAL__FLD LPDDR4__DENALI_PHY_1332__PHY_ADRCTL_LP3_RX_CAL
+
+#define LPDDR4__DENALI_PHY_1333_READ_MASK                            0x00001FFFU
+#define LPDDR4__DENALI_PHY_1333_WRITE_MASK                           0x00001FFFU
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_MODE_0_MASK                 0x00001FFFU
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_MODE_0_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_MODE_0_WIDTH                        13U
+#define LPDDR4__PHY_CAL_MODE_0__REG DENALI_PHY_1333
+#define LPDDR4__PHY_CAL_MODE_0__FLD LPDDR4__DENALI_PHY_1333__PHY_CAL_MODE_0
+
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_CLEAR_0_MASK                0x00010000U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_CLEAR_0_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_CLEAR_0_WIDTH                        1U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_CLEAR_0_WOCLR                        0U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_CLEAR_0_WOSET                        0U
+#define LPDDR4__PHY_CAL_CLEAR_0__REG DENALI_PHY_1333
+#define LPDDR4__PHY_CAL_CLEAR_0__FLD LPDDR4__DENALI_PHY_1333__PHY_CAL_CLEAR_0
+
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_START_0_MASK                0x01000000U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_START_0_SHIFT                       24U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_START_0_WIDTH                        1U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_START_0_WOCLR                        0U
+#define LPDDR4__DENALI_PHY_1333__PHY_CAL_START_0_WOSET                        0U
+#define LPDDR4__PHY_CAL_START_0__REG DENALI_PHY_1333
+#define LPDDR4__PHY_CAL_START_0__FLD LPDDR4__DENALI_PHY_1333__PHY_CAL_START_0
+
+#define LPDDR4__DENALI_PHY_1334_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1334_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1334__PHY_CAL_INTERVAL_COUNT_0_MASK       0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1334__PHY_CAL_INTERVAL_COUNT_0_SHIFT               0U
+#define LPDDR4__DENALI_PHY_1334__PHY_CAL_INTERVAL_COUNT_0_WIDTH              32U
+#define LPDDR4__PHY_CAL_INTERVAL_COUNT_0__REG DENALI_PHY_1334
+#define LPDDR4__PHY_CAL_INTERVAL_COUNT_0__FLD LPDDR4__DENALI_PHY_1334__PHY_CAL_INTERVAL_COUNT_0
+
+#define LPDDR4__DENALI_PHY_1335_READ_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_1335_WRITE_MASK                           0x000007FFU
+#define LPDDR4__DENALI_PHY_1335__PHY_CAL_SAMPLE_WAIT_0_MASK          0x000000FFU
+#define LPDDR4__DENALI_PHY_1335__PHY_CAL_SAMPLE_WAIT_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1335__PHY_CAL_SAMPLE_WAIT_0_WIDTH                  8U
+#define LPDDR4__PHY_CAL_SAMPLE_WAIT_0__REG DENALI_PHY_1335
+#define LPDDR4__PHY_CAL_SAMPLE_WAIT_0__FLD LPDDR4__DENALI_PHY_1335__PHY_CAL_SAMPLE_WAIT_0
+
+#define LPDDR4__DENALI_PHY_1335__PHY_LP4_BOOT_CAL_CLK_SELECT_0_MASK  0x00000700U
+#define LPDDR4__DENALI_PHY_1335__PHY_LP4_BOOT_CAL_CLK_SELECT_0_SHIFT          8U
+#define LPDDR4__DENALI_PHY_1335__PHY_LP4_BOOT_CAL_CLK_SELECT_0_WIDTH          3U
+#define LPDDR4__PHY_LP4_BOOT_CAL_CLK_SELECT_0__REG DENALI_PHY_1335
+#define LPDDR4__PHY_LP4_BOOT_CAL_CLK_SELECT_0__FLD LPDDR4__DENALI_PHY_1335__PHY_LP4_BOOT_CAL_CLK_SELECT_0
+
+#define LPDDR4__DENALI_PHY_1336_READ_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1336_WRITE_MASK                           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1336__PHY_CAL_RESULT_OBS_0_MASK           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1336__PHY_CAL_RESULT_OBS_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1336__PHY_CAL_RESULT_OBS_0_WIDTH                  24U
+#define LPDDR4__PHY_CAL_RESULT_OBS_0__REG DENALI_PHY_1336
+#define LPDDR4__PHY_CAL_RESULT_OBS_0__FLD LPDDR4__DENALI_PHY_1336__PHY_CAL_RESULT_OBS_0
+
+#define LPDDR4__DENALI_PHY_1337_READ_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1337_WRITE_MASK                           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1337__PHY_CAL_RESULT2_OBS_0_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1337__PHY_CAL_RESULT2_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1337__PHY_CAL_RESULT2_OBS_0_WIDTH                 24U
+#define LPDDR4__PHY_CAL_RESULT2_OBS_0__REG DENALI_PHY_1337
+#define LPDDR4__PHY_CAL_RESULT2_OBS_0__FLD LPDDR4__DENALI_PHY_1337__PHY_CAL_RESULT2_OBS_0
+
+#define LPDDR4__DENALI_PHY_1338_READ_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1338_WRITE_MASK                           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1338__PHY_CAL_RESULT4_OBS_0_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1338__PHY_CAL_RESULT4_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1338__PHY_CAL_RESULT4_OBS_0_WIDTH                 24U
+#define LPDDR4__PHY_CAL_RESULT4_OBS_0__REG DENALI_PHY_1338
+#define LPDDR4__PHY_CAL_RESULT4_OBS_0__FLD LPDDR4__DENALI_PHY_1338__PHY_CAL_RESULT4_OBS_0
+
+#define LPDDR4__DENALI_PHY_1339_READ_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1339_WRITE_MASK                           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1339__PHY_CAL_RESULT5_OBS_0_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1339__PHY_CAL_RESULT5_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1339__PHY_CAL_RESULT5_OBS_0_WIDTH                 24U
+#define LPDDR4__PHY_CAL_RESULT5_OBS_0__REG DENALI_PHY_1339
+#define LPDDR4__PHY_CAL_RESULT5_OBS_0__FLD LPDDR4__DENALI_PHY_1339__PHY_CAL_RESULT5_OBS_0
+
+#define LPDDR4__DENALI_PHY_1340_READ_MASK                            0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1340_WRITE_MASK                           0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1340__PHY_CAL_RESULT6_OBS_0_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1340__PHY_CAL_RESULT6_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1340__PHY_CAL_RESULT6_OBS_0_WIDTH                 24U
+#define LPDDR4__PHY_CAL_RESULT6_OBS_0__REG DENALI_PHY_1340
+#define LPDDR4__PHY_CAL_RESULT6_OBS_0__FLD LPDDR4__DENALI_PHY_1340__PHY_CAL_RESULT6_OBS_0
+
+#define LPDDR4__DENALI_PHY_1341_READ_MASK                            0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_1341_WRITE_MASK                           0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_1341__PHY_CAL_RESULT7_OBS_0_MASK          0x00FFFFFFU
+#define LPDDR4__DENALI_PHY_1341__PHY_CAL_RESULT7_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1341__PHY_CAL_RESULT7_OBS_0_WIDTH                 24U
+#define LPDDR4__PHY_CAL_RESULT7_OBS_0__REG DENALI_PHY_1341
+#define LPDDR4__PHY_CAL_RESULT7_OBS_0__FLD LPDDR4__DENALI_PHY_1341__PHY_CAL_RESULT7_OBS_0
+
+#define LPDDR4__DENALI_PHY_1341__PHY_CAL_CPTR_CNT_0_MASK             0x7F000000U
+#define LPDDR4__DENALI_PHY_1341__PHY_CAL_CPTR_CNT_0_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_1341__PHY_CAL_CPTR_CNT_0_WIDTH                     7U
+#define LPDDR4__PHY_CAL_CPTR_CNT_0__REG DENALI_PHY_1341
+#define LPDDR4__PHY_CAL_CPTR_CNT_0__FLD LPDDR4__DENALI_PHY_1341__PHY_CAL_CPTR_CNT_0
+
+#define LPDDR4__DENALI_PHY_1342_READ_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_PHY_1342_WRITE_MASK                           0x01FFFFFFU
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_PU_FINE_ADJ_0_MASK          0x000000FFU
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_PU_FINE_ADJ_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_PU_FINE_ADJ_0_WIDTH                  8U
+#define LPDDR4__PHY_CAL_PU_FINE_ADJ_0__REG DENALI_PHY_1342
+#define LPDDR4__PHY_CAL_PU_FINE_ADJ_0__FLD LPDDR4__DENALI_PHY_1342__PHY_CAL_PU_FINE_ADJ_0
+
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_PD_FINE_ADJ_0_MASK          0x0000FF00U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_PD_FINE_ADJ_0_SHIFT                  8U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_PD_FINE_ADJ_0_WIDTH                  8U
+#define LPDDR4__PHY_CAL_PD_FINE_ADJ_0__REG DENALI_PHY_1342
+#define LPDDR4__PHY_CAL_PD_FINE_ADJ_0__FLD LPDDR4__DENALI_PHY_1342__PHY_CAL_PD_FINE_ADJ_0
+
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_RCV_FINE_ADJ_0_MASK         0x00FF0000U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_RCV_FINE_ADJ_0_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_RCV_FINE_ADJ_0_WIDTH                 8U
+#define LPDDR4__PHY_CAL_RCV_FINE_ADJ_0__REG DENALI_PHY_1342
+#define LPDDR4__PHY_CAL_RCV_FINE_ADJ_0__FLD LPDDR4__DENALI_PHY_1342__PHY_CAL_RCV_FINE_ADJ_0
+
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_DBG_CFG_0_MASK              0x01000000U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_DBG_CFG_0_SHIFT                     24U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_DBG_CFG_0_WIDTH                      1U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_DBG_CFG_0_WOCLR                      0U
+#define LPDDR4__DENALI_PHY_1342__PHY_CAL_DBG_CFG_0_WOSET                      0U
+#define LPDDR4__PHY_CAL_DBG_CFG_0__REG DENALI_PHY_1342
+#define LPDDR4__PHY_CAL_DBG_CFG_0__FLD LPDDR4__DENALI_PHY_1342__PHY_CAL_DBG_CFG_0
+
+#define LPDDR4__DENALI_PHY_1343__SC_PHY_PAD_DBG_CONT_0_MASK          0x00000001U
+#define LPDDR4__DENALI_PHY_1343__SC_PHY_PAD_DBG_CONT_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1343__SC_PHY_PAD_DBG_CONT_0_WIDTH                  1U
+#define LPDDR4__DENALI_PHY_1343__SC_PHY_PAD_DBG_CONT_0_WOCLR                  0U
+#define LPDDR4__DENALI_PHY_1343__SC_PHY_PAD_DBG_CONT_0_WOSET                  0U
+#define LPDDR4__SC_PHY_PAD_DBG_CONT_0__REG DENALI_PHY_1343
+#define LPDDR4__SC_PHY_PAD_DBG_CONT_0__FLD LPDDR4__DENALI_PHY_1343__SC_PHY_PAD_DBG_CONT_0
+
+#define LPDDR4__DENALI_PHY_1344_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1344_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1344__PHY_CAL_RESULT3_OBS_0_MASK          0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1344__PHY_CAL_RESULT3_OBS_0_SHIFT                  0U
+#define LPDDR4__DENALI_PHY_1344__PHY_CAL_RESULT3_OBS_0_WIDTH                 32U
+#define LPDDR4__PHY_CAL_RESULT3_OBS_0__REG DENALI_PHY_1344
+#define LPDDR4__PHY_CAL_RESULT3_OBS_0__FLD LPDDR4__DENALI_PHY_1344__PHY_CAL_RESULT3_OBS_0
+
+#define LPDDR4__DENALI_PHY_1345_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1345_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1345__PHY_ADRCTL_PVT_MAP_0_MASK           0x000000FFU
+#define LPDDR4__DENALI_PHY_1345__PHY_ADRCTL_PVT_MAP_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1345__PHY_ADRCTL_PVT_MAP_0_WIDTH                   8U
+#define LPDDR4__PHY_ADRCTL_PVT_MAP_0__REG DENALI_PHY_1345
+#define LPDDR4__PHY_ADRCTL_PVT_MAP_0__FLD LPDDR4__DENALI_PHY_1345__PHY_ADRCTL_PVT_MAP_0
+
+#define LPDDR4__DENALI_PHY_1345__PHY_CAL_SLOPE_ADJ_0_MASK            0x0FFFFF00U
+#define LPDDR4__DENALI_PHY_1345__PHY_CAL_SLOPE_ADJ_0_SHIFT                    8U
+#define LPDDR4__DENALI_PHY_1345__PHY_CAL_SLOPE_ADJ_0_WIDTH                   20U
+#define LPDDR4__PHY_CAL_SLOPE_ADJ_0__REG DENALI_PHY_1345
+#define LPDDR4__PHY_CAL_SLOPE_ADJ_0__FLD LPDDR4__DENALI_PHY_1345__PHY_CAL_SLOPE_ADJ_0
+
+#define LPDDR4__DENALI_PHY_1346_READ_MASK                            0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1346_WRITE_MASK                           0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1346__PHY_CAL_SLOPE_ADJ_PASS2_0_MASK      0x000FFFFFU
+#define LPDDR4__DENALI_PHY_1346__PHY_CAL_SLOPE_ADJ_PASS2_0_SHIFT              0U
+#define LPDDR4__DENALI_PHY_1346__PHY_CAL_SLOPE_ADJ_PASS2_0_WIDTH             20U
+#define LPDDR4__PHY_CAL_SLOPE_ADJ_PASS2_0__REG DENALI_PHY_1346
+#define LPDDR4__PHY_CAL_SLOPE_ADJ_PASS2_0__FLD LPDDR4__DENALI_PHY_1346__PHY_CAL_SLOPE_ADJ_PASS2_0
+
+#define LPDDR4__DENALI_PHY_1347_READ_MASK                            0x01FFFFFFU
+#define LPDDR4__DENALI_PHY_1347_WRITE_MASK                           0x01FFFFFFU
+#define LPDDR4__DENALI_PHY_1347__PHY_CAL_TWO_PASS_CFG_0_MASK         0x01FFFFFFU
+#define LPDDR4__DENALI_PHY_1347__PHY_CAL_TWO_PASS_CFG_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1347__PHY_CAL_TWO_PASS_CFG_0_WIDTH                25U
+#define LPDDR4__PHY_CAL_TWO_PASS_CFG_0__REG DENALI_PHY_1347
+#define LPDDR4__PHY_CAL_TWO_PASS_CFG_0__FLD LPDDR4__DENALI_PHY_1347__PHY_CAL_TWO_PASS_CFG_0
+
+#define LPDDR4__DENALI_PHY_1348_READ_MASK                            0x3F7FFFFFU
+#define LPDDR4__DENALI_PHY_1348_WRITE_MASK                           0x3F7FFFFFU
+#define LPDDR4__DENALI_PHY_1348__PHY_CAL_SW_CAL_CFG_0_MASK           0x007FFFFFU
+#define LPDDR4__DENALI_PHY_1348__PHY_CAL_SW_CAL_CFG_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1348__PHY_CAL_SW_CAL_CFG_0_WIDTH                  23U
+#define LPDDR4__PHY_CAL_SW_CAL_CFG_0__REG DENALI_PHY_1348
+#define LPDDR4__PHY_CAL_SW_CAL_CFG_0__FLD LPDDR4__DENALI_PHY_1348__PHY_CAL_SW_CAL_CFG_0
+
+#define LPDDR4__DENALI_PHY_1348__PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0_MASK 0x3F000000U
+#define LPDDR4__DENALI_PHY_1348__PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0_SHIFT    24U
+#define LPDDR4__DENALI_PHY_1348__PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0__REG DENALI_PHY_1348
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0__FLD LPDDR4__DENALI_PHY_1348__PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1349_READ_MASK                            0x3F3F1F3FU
+#define LPDDR4__DENALI_PHY_1349_WRITE_MASK                           0x3F3F1F3FU
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0_MASK 0x0000003FU
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0__REG DENALI_PHY_1349
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0__FLD LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0_MASK 0x00001F00U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0_SHIFT     8U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0_WIDTH     5U
+#define LPDDR4__PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0__REG DENALI_PHY_1349
+#define LPDDR4__PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0__FLD LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0_MASK 0x003F0000U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0_SHIFT    16U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0__REG DENALI_PHY_1349
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0__FLD LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0_MASK 0x3F000000U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0_SHIFT    24U
+#define LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0__REG DENALI_PHY_1349
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0__FLD LPDDR4__DENALI_PHY_1349__PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1350_READ_MASK                            0x1F3F3F1FU
+#define LPDDR4__DENALI_PHY_1350_WRITE_MASK                           0x1F3F3F1FU
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0_MASK 0x0000001FU
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0_WIDTH     5U
+#define LPDDR4__PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0__REG DENALI_PHY_1350
+#define LPDDR4__PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0__FLD LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0_MASK 0x00003F00U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0_SHIFT     8U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0__REG DENALI_PHY_1350
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0__FLD LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0_MASK 0x003F0000U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0_SHIFT    16U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0__REG DENALI_PHY_1350
+#define LPDDR4__PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0__FLD LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0_MASK 0x1F000000U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0_SHIFT    24U
+#define LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0_WIDTH     5U
+#define LPDDR4__PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0__REG DENALI_PHY_1350
+#define LPDDR4__PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0__FLD LPDDR4__DENALI_PHY_1350__PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1351_READ_MASK                            0x001F3F3FU
+#define LPDDR4__DENALI_PHY_1351_WRITE_MASK                           0x001F3F3FU
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0_MASK 0x0000003FU
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0_SHIFT     0U
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0__REG DENALI_PHY_1351
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0__FLD LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0_MASK 0x00003F00U
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0_SHIFT     8U
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0_WIDTH     6U
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0__REG DENALI_PHY_1351
+#define LPDDR4__PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0__FLD LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0_MASK 0x001F0000U
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0_SHIFT    16U
+#define LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0_WIDTH     5U
+#define LPDDR4__PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0__REG DENALI_PHY_1351
+#define LPDDR4__PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0__FLD LPDDR4__DENALI_PHY_1351__PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0
+
+#define LPDDR4__DENALI_PHY_1352_READ_MASK                            0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1352_WRITE_MASK                           0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1352__PHY_PAD_ATB_CTRL_MASK               0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1352__PHY_PAD_ATB_CTRL_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1352__PHY_PAD_ATB_CTRL_WIDTH                      16U
+#define LPDDR4__PHY_PAD_ATB_CTRL__REG DENALI_PHY_1352
+#define LPDDR4__PHY_PAD_ATB_CTRL__FLD LPDDR4__DENALI_PHY_1352__PHY_PAD_ATB_CTRL
+
+#define LPDDR4__DENALI_PHY_1352__PHY_ADRCTL_MANUAL_UPDATE_MASK       0x00010000U
+#define LPDDR4__DENALI_PHY_1352__PHY_ADRCTL_MANUAL_UPDATE_SHIFT              16U
+#define LPDDR4__DENALI_PHY_1352__PHY_ADRCTL_MANUAL_UPDATE_WIDTH               1U
+#define LPDDR4__DENALI_PHY_1352__PHY_ADRCTL_MANUAL_UPDATE_WOCLR               0U
+#define LPDDR4__DENALI_PHY_1352__PHY_ADRCTL_MANUAL_UPDATE_WOSET               0U
+#define LPDDR4__PHY_ADRCTL_MANUAL_UPDATE__REG DENALI_PHY_1352
+#define LPDDR4__PHY_ADRCTL_MANUAL_UPDATE__FLD LPDDR4__DENALI_PHY_1352__PHY_ADRCTL_MANUAL_UPDATE
+
+#define LPDDR4__DENALI_PHY_1352__PHY_AC_LPBK_ERR_CLEAR_MASK          0x01000000U
+#define LPDDR4__DENALI_PHY_1352__PHY_AC_LPBK_ERR_CLEAR_SHIFT                 24U
+#define LPDDR4__DENALI_PHY_1352__PHY_AC_LPBK_ERR_CLEAR_WIDTH                  1U
+#define LPDDR4__DENALI_PHY_1352__PHY_AC_LPBK_ERR_CLEAR_WOCLR                  0U
+#define LPDDR4__DENALI_PHY_1352__PHY_AC_LPBK_ERR_CLEAR_WOSET                  0U
+#define LPDDR4__PHY_AC_LPBK_ERR_CLEAR__REG DENALI_PHY_1352
+#define LPDDR4__PHY_AC_LPBK_ERR_CLEAR__FLD LPDDR4__DENALI_PHY_1352__PHY_AC_LPBK_ERR_CLEAR
+
+#define LPDDR4__DENALI_PHY_1353_READ_MASK                            0x01FF0F03U
+#define LPDDR4__DENALI_PHY_1353_WRITE_MASK                           0x01FF0F03U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_OBS_SELECT_MASK         0x00000003U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_OBS_SELECT_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_OBS_SELECT_WIDTH                 2U
+#define LPDDR4__PHY_AC_LPBK_OBS_SELECT__REG DENALI_PHY_1353
+#define LPDDR4__PHY_AC_LPBK_OBS_SELECT__FLD LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_OBS_SELECT
+
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_ENABLE_MASK             0x00000F00U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_ENABLE_SHIFT                     8U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_ENABLE_WIDTH                     4U
+#define LPDDR4__PHY_AC_LPBK_ENABLE__REG DENALI_PHY_1353
+#define LPDDR4__PHY_AC_LPBK_ENABLE__FLD LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_ENABLE
+
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_CONTROL_MASK            0x01FF0000U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_CONTROL_SHIFT                   16U
+#define LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_CONTROL_WIDTH                    9U
+#define LPDDR4__PHY_AC_LPBK_CONTROL__REG DENALI_PHY_1353
+#define LPDDR4__PHY_AC_LPBK_CONTROL__FLD LPDDR4__DENALI_PHY_1353__PHY_AC_LPBK_CONTROL
+
+#define LPDDR4__DENALI_PHY_1354_READ_MASK                            0x00000F7FU
+#define LPDDR4__DENALI_PHY_1354_WRITE_MASK                           0x00000F7FU
+#define LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_START_MASK      0x0000007FU
+#define LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_START_SHIFT              0U
+#define LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_START_WIDTH              7U
+#define LPDDR4__PHY_AC_PRBS_PATTERN_START__REG DENALI_PHY_1354
+#define LPDDR4__PHY_AC_PRBS_PATTERN_START__FLD LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_START
+
+#define LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_MASK_MASK       0x00000F00U
+#define LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_MASK_SHIFT               8U
+#define LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_MASK_WIDTH               4U
+#define LPDDR4__PHY_AC_PRBS_PATTERN_MASK__REG DENALI_PHY_1354
+#define LPDDR4__PHY_AC_PRBS_PATTERN_MASK__FLD LPDDR4__DENALI_PHY_1354__PHY_AC_PRBS_PATTERN_MASK
+
+#define LPDDR4__DENALI_PHY_1355_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1355_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1355__PHY_AC_LPBK_RESULT_OBS_MASK         0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1355__PHY_AC_LPBK_RESULT_OBS_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1355__PHY_AC_LPBK_RESULT_OBS_WIDTH                32U
+#define LPDDR4__PHY_AC_LPBK_RESULT_OBS__REG DENALI_PHY_1355
+#define LPDDR4__PHY_AC_LPBK_RESULT_OBS__FLD LPDDR4__DENALI_PHY_1355__PHY_AC_LPBK_RESULT_OBS
+
+#define LPDDR4__DENALI_PHY_1356_READ_MASK                            0x003F0101U
+#define LPDDR4__DENALI_PHY_1356_WRITE_MASK                           0x003F0101U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_OBS_SELECT_MASK     0x00000001U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_OBS_SELECT_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_OBS_SELECT_WIDTH             1U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_OBS_SELECT_WOCLR             0U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_OBS_SELECT_WOSET             0U
+#define LPDDR4__PHY_AC_CLK_LPBK_OBS_SELECT__REG DENALI_PHY_1356
+#define LPDDR4__PHY_AC_CLK_LPBK_OBS_SELECT__FLD LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_OBS_SELECT
+
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_ENABLE_MASK         0x00000100U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_ENABLE_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_ENABLE_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_ENABLE_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_ENABLE_WOSET                 0U
+#define LPDDR4__PHY_AC_CLK_LPBK_ENABLE__REG DENALI_PHY_1356
+#define LPDDR4__PHY_AC_CLK_LPBK_ENABLE__FLD LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_ENABLE
+
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_CONTROL_MASK        0x003F0000U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_CONTROL_SHIFT               16U
+#define LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_CONTROL_WIDTH                6U
+#define LPDDR4__PHY_AC_CLK_LPBK_CONTROL__REG DENALI_PHY_1356
+#define LPDDR4__PHY_AC_CLK_LPBK_CONTROL__FLD LPDDR4__DENALI_PHY_1356__PHY_AC_CLK_LPBK_CONTROL
+
+#define LPDDR4__DENALI_PHY_1357_READ_MASK                            0x0101FFFFU
+#define LPDDR4__DENALI_PHY_1357_WRITE_MASK                           0x0101FFFFU
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_CLK_LPBK_RESULT_OBS_MASK     0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_CLK_LPBK_RESULT_OBS_SHIFT             0U
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_CLK_LPBK_RESULT_OBS_WIDTH            16U
+#define LPDDR4__PHY_AC_CLK_LPBK_RESULT_OBS__REG DENALI_PHY_1357
+#define LPDDR4__PHY_AC_CLK_LPBK_RESULT_OBS__FLD LPDDR4__DENALI_PHY_1357__PHY_AC_CLK_LPBK_RESULT_OBS
+
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_PWR_RDC_DISABLE_MASK         0x00010000U
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_PWR_RDC_DISABLE_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_PWR_RDC_DISABLE_WIDTH                 1U
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_PWR_RDC_DISABLE_WOCLR                 0U
+#define LPDDR4__DENALI_PHY_1357__PHY_AC_PWR_RDC_DISABLE_WOSET                 0U
+#define LPDDR4__PHY_AC_PWR_RDC_DISABLE__REG DENALI_PHY_1357
+#define LPDDR4__PHY_AC_PWR_RDC_DISABLE__FLD LPDDR4__DENALI_PHY_1357__PHY_AC_PWR_RDC_DISABLE
+
+#define LPDDR4__DENALI_PHY_1357__PHY_TOP_PWR_RDC_DISABLE_MASK        0x01000000U
+#define LPDDR4__DENALI_PHY_1357__PHY_TOP_PWR_RDC_DISABLE_SHIFT               24U
+#define LPDDR4__DENALI_PHY_1357__PHY_TOP_PWR_RDC_DISABLE_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1357__PHY_TOP_PWR_RDC_DISABLE_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1357__PHY_TOP_PWR_RDC_DISABLE_WOSET                0U
+#define LPDDR4__PHY_TOP_PWR_RDC_DISABLE__REG DENALI_PHY_1357
+#define LPDDR4__PHY_TOP_PWR_RDC_DISABLE__FLD LPDDR4__DENALI_PHY_1357__PHY_TOP_PWR_RDC_DISABLE
+
+#define LPDDR4__DENALI_PHY_1358_READ_MASK                            0x00000001U
+#define LPDDR4__DENALI_PHY_1358_WRITE_MASK                           0x00000001U
+#define LPDDR4__DENALI_PHY_1358__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_MASK 0x00000001U
+#define LPDDR4__DENALI_PHY_1358__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_SHIFT       0U
+#define LPDDR4__DENALI_PHY_1358__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_WIDTH       1U
+#define LPDDR4__DENALI_PHY_1358__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_WOCLR       0U
+#define LPDDR4__DENALI_PHY_1358__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE_WOSET       0U
+#define LPDDR4__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE__REG DENALI_PHY_1358
+#define LPDDR4__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE__FLD LPDDR4__DENALI_PHY_1358__PHY_AC_SLV_DLY_CTRL_GATE_DISABLE
+
+#define LPDDR4__DENALI_PHY_1359_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1359_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1359__PHY_DATA_BYTE_ORDER_SEL_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1359__PHY_DATA_BYTE_ORDER_SEL_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1359__PHY_DATA_BYTE_ORDER_SEL_WIDTH               32U
+#define LPDDR4__PHY_DATA_BYTE_ORDER_SEL__REG DENALI_PHY_1359
+#define LPDDR4__PHY_DATA_BYTE_ORDER_SEL__FLD LPDDR4__DENALI_PHY_1359__PHY_DATA_BYTE_ORDER_SEL
+
+#define LPDDR4__DENALI_PHY_1360_READ_MASK                            0x03071FFFU
+#define LPDDR4__DENALI_PHY_1360_WRITE_MASK                           0x03071FFFU
+#define LPDDR4__DENALI_PHY_1360__PHY_DATA_BYTE_ORDER_SEL_HIGH_MASK   0x000000FFU
+#define LPDDR4__DENALI_PHY_1360__PHY_DATA_BYTE_ORDER_SEL_HIGH_SHIFT           0U
+#define LPDDR4__DENALI_PHY_1360__PHY_DATA_BYTE_ORDER_SEL_HIGH_WIDTH           8U
+#define LPDDR4__PHY_DATA_BYTE_ORDER_SEL_HIGH__REG DENALI_PHY_1360
+#define LPDDR4__PHY_DATA_BYTE_ORDER_SEL_HIGH__FLD LPDDR4__DENALI_PHY_1360__PHY_DATA_BYTE_ORDER_SEL_HIGH
+
+#define LPDDR4__DENALI_PHY_1360__PHY_CALVL_DEVICE_MAP_MASK           0x00001F00U
+#define LPDDR4__DENALI_PHY_1360__PHY_CALVL_DEVICE_MAP_SHIFT                   8U
+#define LPDDR4__DENALI_PHY_1360__PHY_CALVL_DEVICE_MAP_WIDTH                   5U
+#define LPDDR4__PHY_CALVL_DEVICE_MAP__REG DENALI_PHY_1360
+#define LPDDR4__PHY_CALVL_DEVICE_MAP__FLD LPDDR4__DENALI_PHY_1360__PHY_CALVL_DEVICE_MAP
+
+#define LPDDR4__DENALI_PHY_1360__PHY_ADR_DISABLE_MASK                0x00070000U
+#define LPDDR4__DENALI_PHY_1360__PHY_ADR_DISABLE_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_1360__PHY_ADR_DISABLE_WIDTH                        3U
+#define LPDDR4__PHY_ADR_DISABLE__REG DENALI_PHY_1360
+#define LPDDR4__PHY_ADR_DISABLE__FLD LPDDR4__DENALI_PHY_1360__PHY_ADR_DISABLE
+
+#define LPDDR4__DENALI_PHY_1360__PHY_ADRCTL_MSTR_DLY_ENC_SEL_0_MASK  0x03000000U
+#define LPDDR4__DENALI_PHY_1360__PHY_ADRCTL_MSTR_DLY_ENC_SEL_0_SHIFT         24U
+#define LPDDR4__DENALI_PHY_1360__PHY_ADRCTL_MSTR_DLY_ENC_SEL_0_WIDTH          2U
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_0__REG DENALI_PHY_1360
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_0__FLD LPDDR4__DENALI_PHY_1360__PHY_ADRCTL_MSTR_DLY_ENC_SEL_0
+
+#define LPDDR4__DENALI_PHY_1361_READ_MASK                            0x00030303U
+#define LPDDR4__DENALI_PHY_1361_WRITE_MASK                           0x00030303U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_1_MASK  0x00000003U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_1_SHIFT          0U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_1_WIDTH          2U
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_1__REG DENALI_PHY_1361
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_1__FLD LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_1
+
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_2_MASK  0x00000300U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_2_SHIFT          8U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_2_WIDTH          2U
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_2__REG DENALI_PHY_1361
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_2__FLD LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_2
+
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_3_MASK  0x00030000U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_3_SHIFT         16U
+#define LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_3_WIDTH          2U
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_3__REG DENALI_PHY_1361
+#define LPDDR4__PHY_ADRCTL_MSTR_DLY_ENC_SEL_3__FLD LPDDR4__DENALI_PHY_1361__PHY_ADRCTL_MSTR_DLY_ENC_SEL_3
+
+#define LPDDR4__DENALI_PHY_1362_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1362_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1362__PHY_DDL_AC_ENABLE_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1362__PHY_DDL_AC_ENABLE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1362__PHY_DDL_AC_ENABLE_WIDTH                     32U
+#define LPDDR4__PHY_DDL_AC_ENABLE__REG DENALI_PHY_1362
+#define LPDDR4__PHY_DDL_AC_ENABLE__FLD LPDDR4__DENALI_PHY_1362__PHY_DDL_AC_ENABLE
+
+#define LPDDR4__DENALI_PHY_1363_READ_MASK                            0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_1363_WRITE_MASK                           0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_1363__PHY_DDL_AC_MODE_MASK                0x03FFFFFFU
+#define LPDDR4__DENALI_PHY_1363__PHY_DDL_AC_MODE_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_1363__PHY_DDL_AC_MODE_WIDTH                       26U
+#define LPDDR4__PHY_DDL_AC_MODE__REG DENALI_PHY_1363
+#define LPDDR4__PHY_DDL_AC_MODE__FLD LPDDR4__DENALI_PHY_1363__PHY_DDL_AC_MODE
+
+#define LPDDR4__DENALI_PHY_1364_READ_MASK                            0x00FF073FU
+#define LPDDR4__DENALI_PHY_1364_WRITE_MASK                           0x00FF073FU
+#define LPDDR4__DENALI_PHY_1364__PHY_DDL_AC_MASK_MASK                0x0000003FU
+#define LPDDR4__DENALI_PHY_1364__PHY_DDL_AC_MASK_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_1364__PHY_DDL_AC_MASK_WIDTH                        6U
+#define LPDDR4__PHY_DDL_AC_MASK__REG DENALI_PHY_1364
+#define LPDDR4__PHY_DDL_AC_MASK__FLD LPDDR4__DENALI_PHY_1364__PHY_DDL_AC_MASK
+
+#define LPDDR4__DENALI_PHY_1364__PHY_INIT_UPDATE_CONFIG_MASK         0x00000700U
+#define LPDDR4__DENALI_PHY_1364__PHY_INIT_UPDATE_CONFIG_SHIFT                 8U
+#define LPDDR4__DENALI_PHY_1364__PHY_INIT_UPDATE_CONFIG_WIDTH                 3U
+#define LPDDR4__PHY_INIT_UPDATE_CONFIG__REG DENALI_PHY_1364
+#define LPDDR4__PHY_INIT_UPDATE_CONFIG__FLD LPDDR4__DENALI_PHY_1364__PHY_INIT_UPDATE_CONFIG
+
+#define LPDDR4__DENALI_PHY_1364__PHY_DDL_TRACK_UPD_THRESHOLD_AC_MASK 0x00FF0000U
+#define LPDDR4__DENALI_PHY_1364__PHY_DDL_TRACK_UPD_THRESHOLD_AC_SHIFT        16U
+#define LPDDR4__DENALI_PHY_1364__PHY_DDL_TRACK_UPD_THRESHOLD_AC_WIDTH         8U
+#define LPDDR4__PHY_DDL_TRACK_UPD_THRESHOLD_AC__REG DENALI_PHY_1364
+#define LPDDR4__PHY_DDL_TRACK_UPD_THRESHOLD_AC__FLD LPDDR4__DENALI_PHY_1364__PHY_DDL_TRACK_UPD_THRESHOLD_AC
+
+#define LPDDR4__DENALI_PHY_1365_READ_MASK                            0x0707FFFFU
+#define LPDDR4__DENALI_PHY_1365_WRITE_MASK                           0x0707FFFFU
+#define LPDDR4__DENALI_PHY_1365__PHY_CA_PARITY_ERR_PULSE_MIN_MASK    0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1365__PHY_CA_PARITY_ERR_PULSE_MIN_SHIFT            0U
+#define LPDDR4__DENALI_PHY_1365__PHY_CA_PARITY_ERR_PULSE_MIN_WIDTH           16U
+#define LPDDR4__PHY_CA_PARITY_ERR_PULSE_MIN__REG DENALI_PHY_1365
+#define LPDDR4__PHY_CA_PARITY_ERR_PULSE_MIN__FLD LPDDR4__DENALI_PHY_1365__PHY_CA_PARITY_ERR_PULSE_MIN
+
+#define LPDDR4__DENALI_PHY_1365__PHY_ERR_MASK_EN_MASK                0x00070000U
+#define LPDDR4__DENALI_PHY_1365__PHY_ERR_MASK_EN_SHIFT                       16U
+#define LPDDR4__DENALI_PHY_1365__PHY_ERR_MASK_EN_WIDTH                        3U
+#define LPDDR4__PHY_ERR_MASK_EN__REG DENALI_PHY_1365
+#define LPDDR4__PHY_ERR_MASK_EN__FLD LPDDR4__DENALI_PHY_1365__PHY_ERR_MASK_EN
+
+#define LPDDR4__DENALI_PHY_1365__PHY_ERR_STATUS_MASK                 0x07000000U
+#define LPDDR4__DENALI_PHY_1365__PHY_ERR_STATUS_SHIFT                        24U
+#define LPDDR4__DENALI_PHY_1365__PHY_ERR_STATUS_WIDTH                         3U
+#define LPDDR4__PHY_ERR_STATUS__REG DENALI_PHY_1365
+#define LPDDR4__PHY_ERR_STATUS__FLD LPDDR4__DENALI_PHY_1365__PHY_ERR_STATUS
+
+#define LPDDR4__DENALI_PHY_1366_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1366_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1366__PHY_DS0_DQS_ERR_COUNTER_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1366__PHY_DS0_DQS_ERR_COUNTER_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1366__PHY_DS0_DQS_ERR_COUNTER_WIDTH               32U
+#define LPDDR4__PHY_DS0_DQS_ERR_COUNTER__REG DENALI_PHY_1366
+#define LPDDR4__PHY_DS0_DQS_ERR_COUNTER__FLD LPDDR4__DENALI_PHY_1366__PHY_DS0_DQS_ERR_COUNTER
+
+#define LPDDR4__DENALI_PHY_1367_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1367_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1367__PHY_DS1_DQS_ERR_COUNTER_MASK        0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1367__PHY_DS1_DQS_ERR_COUNTER_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1367__PHY_DS1_DQS_ERR_COUNTER_WIDTH               32U
+#define LPDDR4__PHY_DS1_DQS_ERR_COUNTER__REG DENALI_PHY_1367
+#define LPDDR4__PHY_DS1_DQS_ERR_COUNTER__FLD LPDDR4__DENALI_PHY_1367__PHY_DS1_DQS_ERR_COUNTER
+
+#define LPDDR4__DENALI_PHY_1368_READ_MASK                            0x030FFF03U
+#define LPDDR4__DENALI_PHY_1368_WRITE_MASK                           0x030FFF03U
+#define LPDDR4__DENALI_PHY_1368__PHY_DLL_RST_EN_MASK                 0x00000003U
+#define LPDDR4__DENALI_PHY_1368__PHY_DLL_RST_EN_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1368__PHY_DLL_RST_EN_WIDTH                         2U
+#define LPDDR4__PHY_DLL_RST_EN__REG DENALI_PHY_1368
+#define LPDDR4__PHY_DLL_RST_EN__FLD LPDDR4__DENALI_PHY_1368__PHY_DLL_RST_EN
+
+#define LPDDR4__DENALI_PHY_1368__PHY_AC_INIT_COMPLETE_OBS_MASK       0x000FFF00U
+#define LPDDR4__DENALI_PHY_1368__PHY_AC_INIT_COMPLETE_OBS_SHIFT               8U
+#define LPDDR4__DENALI_PHY_1368__PHY_AC_INIT_COMPLETE_OBS_WIDTH              12U
+#define LPDDR4__PHY_AC_INIT_COMPLETE_OBS__REG DENALI_PHY_1368
+#define LPDDR4__PHY_AC_INIT_COMPLETE_OBS__FLD LPDDR4__DENALI_PHY_1368__PHY_AC_INIT_COMPLETE_OBS
+
+#define LPDDR4__DENALI_PHY_1368__PHY_DS_INIT_COMPLETE_OBS_MASK       0x03000000U
+#define LPDDR4__DENALI_PHY_1368__PHY_DS_INIT_COMPLETE_OBS_SHIFT              24U
+#define LPDDR4__DENALI_PHY_1368__PHY_DS_INIT_COMPLETE_OBS_WIDTH               2U
+#define LPDDR4__PHY_DS_INIT_COMPLETE_OBS__REG DENALI_PHY_1368
+#define LPDDR4__PHY_DS_INIT_COMPLETE_OBS__FLD LPDDR4__DENALI_PHY_1368__PHY_DS_INIT_COMPLETE_OBS
+
+#define LPDDR4__DENALI_PHY_1369_READ_MASK                            0x0F1F0101U
+#define LPDDR4__DENALI_PHY_1369_WRITE_MASK                           0x0F1F0101U
+#define LPDDR4__DENALI_PHY_1369__PHY_UPDATE_MASK_MASK                0x00000001U
+#define LPDDR4__DENALI_PHY_1369__PHY_UPDATE_MASK_SHIFT                        0U
+#define LPDDR4__DENALI_PHY_1369__PHY_UPDATE_MASK_WIDTH                        1U
+#define LPDDR4__DENALI_PHY_1369__PHY_UPDATE_MASK_WOCLR                        0U
+#define LPDDR4__DENALI_PHY_1369__PHY_UPDATE_MASK_WOSET                        0U
+#define LPDDR4__PHY_UPDATE_MASK__REG DENALI_PHY_1369
+#define LPDDR4__PHY_UPDATE_MASK__FLD LPDDR4__DENALI_PHY_1369__PHY_UPDATE_MASK
+
+#define LPDDR4__DENALI_PHY_1369__PHY_ERR_IE_MASK                     0x00000100U
+#define LPDDR4__DENALI_PHY_1369__PHY_ERR_IE_SHIFT                             8U
+#define LPDDR4__DENALI_PHY_1369__PHY_ERR_IE_WIDTH                             1U
+#define LPDDR4__DENALI_PHY_1369__PHY_ERR_IE_WOCLR                             0U
+#define LPDDR4__DENALI_PHY_1369__PHY_ERR_IE_WOSET                             0U
+#define LPDDR4__PHY_ERR_IE__REG DENALI_PHY_1369
+#define LPDDR4__PHY_ERR_IE__FLD LPDDR4__DENALI_PHY_1369__PHY_ERR_IE
+
+#define LPDDR4__DENALI_PHY_1369__PHY_GRP_SLV_DLY_ENC_OBS_SELECT_MASK 0x001F0000U
+#define LPDDR4__DENALI_PHY_1369__PHY_GRP_SLV_DLY_ENC_OBS_SELECT_SHIFT        16U
+#define LPDDR4__DENALI_PHY_1369__PHY_GRP_SLV_DLY_ENC_OBS_SELECT_WIDTH         5U
+#define LPDDR4__PHY_GRP_SLV_DLY_ENC_OBS_SELECT__REG DENALI_PHY_1369
+#define LPDDR4__PHY_GRP_SLV_DLY_ENC_OBS_SELECT__FLD LPDDR4__DENALI_PHY_1369__PHY_GRP_SLV_DLY_ENC_OBS_SELECT
+
+#define LPDDR4__DENALI_PHY_1369__PHY_GRP_SHIFT_OBS_SELECT_MASK       0x0F000000U
+#define LPDDR4__DENALI_PHY_1369__PHY_GRP_SHIFT_OBS_SELECT_SHIFT              24U
+#define LPDDR4__DENALI_PHY_1369__PHY_GRP_SHIFT_OBS_SELECT_WIDTH               4U
+#define LPDDR4__PHY_GRP_SHIFT_OBS_SELECT__REG DENALI_PHY_1369
+#define LPDDR4__PHY_GRP_SHIFT_OBS_SELECT__FLD LPDDR4__DENALI_PHY_1369__PHY_GRP_SHIFT_OBS_SELECT
+
+#define LPDDR4__DENALI_PHY_1370_READ_MASK                            0x000707FFU
+#define LPDDR4__DENALI_PHY_1370_WRITE_MASK                           0x000707FFU
+#define LPDDR4__DENALI_PHY_1370__PHY_GRP_SLV_DLY_ENC_OBS_MASK        0x000007FFU
+#define LPDDR4__DENALI_PHY_1370__PHY_GRP_SLV_DLY_ENC_OBS_SHIFT                0U
+#define LPDDR4__DENALI_PHY_1370__PHY_GRP_SLV_DLY_ENC_OBS_WIDTH               11U
+#define LPDDR4__PHY_GRP_SLV_DLY_ENC_OBS__REG DENALI_PHY_1370
+#define LPDDR4__PHY_GRP_SLV_DLY_ENC_OBS__FLD LPDDR4__DENALI_PHY_1370__PHY_GRP_SLV_DLY_ENC_OBS
+
+#define LPDDR4__DENALI_PHY_1370__PHY_GRP_SHIFT_OBS_MASK              0x00070000U
+#define LPDDR4__DENALI_PHY_1370__PHY_GRP_SHIFT_OBS_SHIFT                     16U
+#define LPDDR4__DENALI_PHY_1370__PHY_GRP_SHIFT_OBS_WIDTH                      3U
+#define LPDDR4__PHY_GRP_SHIFT_OBS__REG DENALI_PHY_1370
+#define LPDDR4__PHY_GRP_SHIFT_OBS__FLD LPDDR4__DENALI_PHY_1370__PHY_GRP_SHIFT_OBS
+
+#define LPDDR4__DENALI_PHY_1371_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1371_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1371__PHY_PAD_CAL_IO_CFG_0_MASK           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1371__PHY_PAD_CAL_IO_CFG_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1371__PHY_PAD_CAL_IO_CFG_0_WIDTH                  18U
+#define LPDDR4__PHY_PAD_CAL_IO_CFG_0__REG DENALI_PHY_1371
+#define LPDDR4__PHY_PAD_CAL_IO_CFG_0__FLD LPDDR4__DENALI_PHY_1371__PHY_PAD_CAL_IO_CFG_0
+
+#define LPDDR4__DENALI_PHY_1372_READ_MASK                            0x0007FFFFU
+#define LPDDR4__DENALI_PHY_1372_WRITE_MASK                           0x0007FFFFU
+#define LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_IO_CFG_MASK             0x0000FFFFU
+#define LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_IO_CFG_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_IO_CFG_WIDTH                    16U
+#define LPDDR4__PHY_PAD_ACS_IO_CFG__REG DENALI_PHY_1372
+#define LPDDR4__PHY_PAD_ACS_IO_CFG__FLD LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_IO_CFG
+
+#define LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_RX_PCLK_CLK_SEL_MASK    0x00070000U
+#define LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_RX_PCLK_CLK_SEL_SHIFT           16U
+#define LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_RX_PCLK_CLK_SEL_WIDTH            3U
+#define LPDDR4__PHY_PAD_ACS_RX_PCLK_CLK_SEL__REG DENALI_PHY_1372
+#define LPDDR4__PHY_PAD_ACS_RX_PCLK_CLK_SEL__FLD LPDDR4__DENALI_PHY_1372__PHY_PAD_ACS_RX_PCLK_CLK_SEL
+
+#define LPDDR4__DENALI_PHY_1373_READ_MASK                            0x00000001U
+#define LPDDR4__DENALI_PHY_1373_WRITE_MASK                           0x00000001U
+#define LPDDR4__DENALI_PHY_1373__PHY_PLL_BYPASS_MASK                 0x00000001U
+#define LPDDR4__DENALI_PHY_1373__PHY_PLL_BYPASS_SHIFT                         0U
+#define LPDDR4__DENALI_PHY_1373__PHY_PLL_BYPASS_WIDTH                         1U
+#define LPDDR4__DENALI_PHY_1373__PHY_PLL_BYPASS_WOCLR                         0U
+#define LPDDR4__DENALI_PHY_1373__PHY_PLL_BYPASS_WOSET                         0U
+#define LPDDR4__PHY_PLL_BYPASS__REG DENALI_PHY_1373
+#define LPDDR4__PHY_PLL_BYPASS__FLD LPDDR4__DENALI_PHY_1373__PHY_PLL_BYPASS
+
+#define LPDDR4__DENALI_PHY_1374_READ_MASK                            0x00011FFFU
+#define LPDDR4__DENALI_PHY_1374_WRITE_MASK                           0x00011FFFU
+#define LPDDR4__DENALI_PHY_1374__PHY_PLL_CTRL_MASK                   0x00001FFFU
+#define LPDDR4__DENALI_PHY_1374__PHY_PLL_CTRL_SHIFT                           0U
+#define LPDDR4__DENALI_PHY_1374__PHY_PLL_CTRL_WIDTH                          13U
+#define LPDDR4__PHY_PLL_CTRL__REG DENALI_PHY_1374
+#define LPDDR4__PHY_PLL_CTRL__FLD LPDDR4__DENALI_PHY_1374__PHY_PLL_CTRL
+
+#define LPDDR4__DENALI_PHY_1374__PHY_LOW_FREQ_SEL_MASK               0x00010000U
+#define LPDDR4__DENALI_PHY_1374__PHY_LOW_FREQ_SEL_SHIFT                      16U
+#define LPDDR4__DENALI_PHY_1374__PHY_LOW_FREQ_SEL_WIDTH                       1U
+#define LPDDR4__DENALI_PHY_1374__PHY_LOW_FREQ_SEL_WOCLR                       0U
+#define LPDDR4__DENALI_PHY_1374__PHY_LOW_FREQ_SEL_WOSET                       0U
+#define LPDDR4__PHY_LOW_FREQ_SEL__REG DENALI_PHY_1374
+#define LPDDR4__PHY_LOW_FREQ_SEL__FLD LPDDR4__DENALI_PHY_1374__PHY_LOW_FREQ_SEL
+
+#define LPDDR4__DENALI_PHY_1375_READ_MASK                            0x0F0F0FFFU
+#define LPDDR4__DENALI_PHY_1375_WRITE_MASK                           0x0F0F0FFFU
+#define LPDDR4__DENALI_PHY_1375__PHY_PAD_VREF_CTRL_AC_MASK           0x00000FFFU
+#define LPDDR4__DENALI_PHY_1375__PHY_PAD_VREF_CTRL_AC_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1375__PHY_PAD_VREF_CTRL_AC_WIDTH                  12U
+#define LPDDR4__PHY_PAD_VREF_CTRL_AC__REG DENALI_PHY_1375
+#define LPDDR4__PHY_PAD_VREF_CTRL_AC__FLD LPDDR4__DENALI_PHY_1375__PHY_PAD_VREF_CTRL_AC
+
+#define LPDDR4__DENALI_PHY_1375__PHY_CSLVL_CAPTURE_CNT_MASK          0x000F0000U
+#define LPDDR4__DENALI_PHY_1375__PHY_CSLVL_CAPTURE_CNT_SHIFT                 16U
+#define LPDDR4__DENALI_PHY_1375__PHY_CSLVL_CAPTURE_CNT_WIDTH                  4U
+#define LPDDR4__PHY_CSLVL_CAPTURE_CNT__REG DENALI_PHY_1375
+#define LPDDR4__PHY_CSLVL_CAPTURE_CNT__FLD LPDDR4__DENALI_PHY_1375__PHY_CSLVL_CAPTURE_CNT
+
+#define LPDDR4__DENALI_PHY_1375__PHY_CSLVL_DLY_STEP_MASK             0x0F000000U
+#define LPDDR4__DENALI_PHY_1375__PHY_CSLVL_DLY_STEP_SHIFT                    24U
+#define LPDDR4__DENALI_PHY_1375__PHY_CSLVL_DLY_STEP_WIDTH                     4U
+#define LPDDR4__PHY_CSLVL_DLY_STEP__REG DENALI_PHY_1375
+#define LPDDR4__PHY_CSLVL_DLY_STEP__FLD LPDDR4__DENALI_PHY_1375__PHY_CSLVL_DLY_STEP
+
+#define LPDDR4__DENALI_PHY_1376_READ_MASK                            0x010103FFU
+#define LPDDR4__DENALI_PHY_1376_WRITE_MASK                           0x010103FFU
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_MASK           0x000003FFU
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_WIDTH                  10U
+#define LPDDR4__PHY_SW_CSLVL_DVW_MIN__REG DENALI_PHY_1376
+#define LPDDR4__PHY_SW_CSLVL_DVW_MIN__FLD LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN
+
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_EN_MASK        0x00010000U
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_EN_SHIFT               16U
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_EN_WIDTH                1U
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_EN_WOCLR                0U
+#define LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_EN_WOSET                0U
+#define LPDDR4__PHY_SW_CSLVL_DVW_MIN_EN__REG DENALI_PHY_1376
+#define LPDDR4__PHY_SW_CSLVL_DVW_MIN_EN__FLD LPDDR4__DENALI_PHY_1376__PHY_SW_CSLVL_DVW_MIN_EN
+
+#define LPDDR4__DENALI_PHY_1376__PHY_LVL_MEAS_DLY_STEP_ENABLE_MASK   0x01000000U
+#define LPDDR4__DENALI_PHY_1376__PHY_LVL_MEAS_DLY_STEP_ENABLE_SHIFT          24U
+#define LPDDR4__DENALI_PHY_1376__PHY_LVL_MEAS_DLY_STEP_ENABLE_WIDTH           1U
+#define LPDDR4__DENALI_PHY_1376__PHY_LVL_MEAS_DLY_STEP_ENABLE_WOCLR           0U
+#define LPDDR4__DENALI_PHY_1376__PHY_LVL_MEAS_DLY_STEP_ENABLE_WOSET           0U
+#define LPDDR4__PHY_LVL_MEAS_DLY_STEP_ENABLE__REG DENALI_PHY_1376
+#define LPDDR4__PHY_LVL_MEAS_DLY_STEP_ENABLE__FLD LPDDR4__DENALI_PHY_1376__PHY_LVL_MEAS_DLY_STEP_ENABLE
+
+#define LPDDR4__DENALI_PHY_1377_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1377_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1377__PHY_GRP0_SLAVE_DELAY_0_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1377__PHY_GRP0_SLAVE_DELAY_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1377__PHY_GRP0_SLAVE_DELAY_0_WIDTH                11U
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_0__REG DENALI_PHY_1377
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_1377__PHY_GRP0_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_1377__PHY_GRP1_SLAVE_DELAY_0_MASK         0x07FF0000U
+#define LPDDR4__DENALI_PHY_1377__PHY_GRP1_SLAVE_DELAY_0_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1377__PHY_GRP1_SLAVE_DELAY_0_WIDTH                11U
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_0__REG DENALI_PHY_1377
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_1377__PHY_GRP1_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_1378_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1378_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1378__PHY_GRP2_SLAVE_DELAY_0_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1378__PHY_GRP2_SLAVE_DELAY_0_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1378__PHY_GRP2_SLAVE_DELAY_0_WIDTH                11U
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_0__REG DENALI_PHY_1378
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_1378__PHY_GRP2_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_1378__PHY_GRP3_SLAVE_DELAY_0_MASK         0x07FF0000U
+#define LPDDR4__DENALI_PHY_1378__PHY_GRP3_SLAVE_DELAY_0_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1378__PHY_GRP3_SLAVE_DELAY_0_WIDTH                11U
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_0__REG DENALI_PHY_1378
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_0__FLD LPDDR4__DENALI_PHY_1378__PHY_GRP3_SLAVE_DELAY_0
+
+#define LPDDR4__DENALI_PHY_1379_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1379_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1379__PHY_GRP0_SLAVE_DELAY_1_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1379__PHY_GRP0_SLAVE_DELAY_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1379__PHY_GRP0_SLAVE_DELAY_1_WIDTH                11U
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_1__REG DENALI_PHY_1379
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_1379__PHY_GRP0_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_1379__PHY_GRP1_SLAVE_DELAY_1_MASK         0x07FF0000U
+#define LPDDR4__DENALI_PHY_1379__PHY_GRP1_SLAVE_DELAY_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1379__PHY_GRP1_SLAVE_DELAY_1_WIDTH                11U
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_1__REG DENALI_PHY_1379
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_1379__PHY_GRP1_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_1380_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1380_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1380__PHY_GRP2_SLAVE_DELAY_1_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1380__PHY_GRP2_SLAVE_DELAY_1_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1380__PHY_GRP2_SLAVE_DELAY_1_WIDTH                11U
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_1__REG DENALI_PHY_1380
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_1380__PHY_GRP2_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_1380__PHY_GRP3_SLAVE_DELAY_1_MASK         0x07FF0000U
+#define LPDDR4__DENALI_PHY_1380__PHY_GRP3_SLAVE_DELAY_1_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1380__PHY_GRP3_SLAVE_DELAY_1_WIDTH                11U
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_1__REG DENALI_PHY_1380
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_1__FLD LPDDR4__DENALI_PHY_1380__PHY_GRP3_SLAVE_DELAY_1
+
+#define LPDDR4__DENALI_PHY_1381_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1381_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1381__PHY_GRP0_SLAVE_DELAY_2_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1381__PHY_GRP0_SLAVE_DELAY_2_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1381__PHY_GRP0_SLAVE_DELAY_2_WIDTH                11U
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_2__REG DENALI_PHY_1381
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1381__PHY_GRP0_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1381__PHY_GRP1_SLAVE_DELAY_2_MASK         0x07FF0000U
+#define LPDDR4__DENALI_PHY_1381__PHY_GRP1_SLAVE_DELAY_2_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1381__PHY_GRP1_SLAVE_DELAY_2_WIDTH                11U
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_2__REG DENALI_PHY_1381
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1381__PHY_GRP1_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1382_READ_MASK                            0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1382_WRITE_MASK                           0x07FF07FFU
+#define LPDDR4__DENALI_PHY_1382__PHY_GRP2_SLAVE_DELAY_2_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1382__PHY_GRP2_SLAVE_DELAY_2_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1382__PHY_GRP2_SLAVE_DELAY_2_WIDTH                11U
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_2__REG DENALI_PHY_1382
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1382__PHY_GRP2_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1382__PHY_GRP3_SLAVE_DELAY_2_MASK         0x07FF0000U
+#define LPDDR4__DENALI_PHY_1382__PHY_GRP3_SLAVE_DELAY_2_SHIFT                16U
+#define LPDDR4__DENALI_PHY_1382__PHY_GRP3_SLAVE_DELAY_2_WIDTH                11U
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_2__REG DENALI_PHY_1382
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_2__FLD LPDDR4__DENALI_PHY_1382__PHY_GRP3_SLAVE_DELAY_2
+
+#define LPDDR4__DENALI_PHY_1383_READ_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_1383_WRITE_MASK                           0x000007FFU
+#define LPDDR4__DENALI_PHY_1383__PHY_GRP0_SLAVE_DELAY_3_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1383__PHY_GRP0_SLAVE_DELAY_3_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1383__PHY_GRP0_SLAVE_DELAY_3_WIDTH                11U
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_3__REG DENALI_PHY_1383
+#define LPDDR4__PHY_GRP0_SLAVE_DELAY_3__FLD LPDDR4__DENALI_PHY_1383__PHY_GRP0_SLAVE_DELAY_3
+
+#define LPDDR4__DENALI_PHY_1384_READ_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_1384_WRITE_MASK                           0x000007FFU
+#define LPDDR4__DENALI_PHY_1384__PHY_GRP1_SLAVE_DELAY_3_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1384__PHY_GRP1_SLAVE_DELAY_3_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1384__PHY_GRP1_SLAVE_DELAY_3_WIDTH                11U
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_3__REG DENALI_PHY_1384
+#define LPDDR4__PHY_GRP1_SLAVE_DELAY_3__FLD LPDDR4__DENALI_PHY_1384__PHY_GRP1_SLAVE_DELAY_3
+
+#define LPDDR4__DENALI_PHY_1385_READ_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_1385_WRITE_MASK                           0x000007FFU
+#define LPDDR4__DENALI_PHY_1385__PHY_GRP2_SLAVE_DELAY_3_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1385__PHY_GRP2_SLAVE_DELAY_3_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1385__PHY_GRP2_SLAVE_DELAY_3_WIDTH                11U
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_3__REG DENALI_PHY_1385
+#define LPDDR4__PHY_GRP2_SLAVE_DELAY_3__FLD LPDDR4__DENALI_PHY_1385__PHY_GRP2_SLAVE_DELAY_3
+
+#define LPDDR4__DENALI_PHY_1386_READ_MASK                            0x000007FFU
+#define LPDDR4__DENALI_PHY_1386_WRITE_MASK                           0x000007FFU
+#define LPDDR4__DENALI_PHY_1386__PHY_GRP3_SLAVE_DELAY_3_MASK         0x000007FFU
+#define LPDDR4__DENALI_PHY_1386__PHY_GRP3_SLAVE_DELAY_3_SHIFT                 0U
+#define LPDDR4__DENALI_PHY_1386__PHY_GRP3_SLAVE_DELAY_3_WIDTH                11U
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_3__REG DENALI_PHY_1386
+#define LPDDR4__PHY_GRP3_SLAVE_DELAY_3__FLD LPDDR4__DENALI_PHY_1386__PHY_GRP3_SLAVE_DELAY_3
+
+#define LPDDR4__DENALI_PHY_1387_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1387_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1387__PHY_PAD_FDBK_DRIVE_MASK             0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1387__PHY_PAD_FDBK_DRIVE_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1387__PHY_PAD_FDBK_DRIVE_WIDTH                    30U
+#define LPDDR4__PHY_PAD_FDBK_DRIVE__REG DENALI_PHY_1387
+#define LPDDR4__PHY_PAD_FDBK_DRIVE__FLD LPDDR4__DENALI_PHY_1387__PHY_PAD_FDBK_DRIVE
+
+#define LPDDR4__DENALI_PHY_1388_READ_MASK                            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1388_WRITE_MASK                           0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1388__PHY_PAD_FDBK_DRIVE2_MASK            0x0003FFFFU
+#define LPDDR4__DENALI_PHY_1388__PHY_PAD_FDBK_DRIVE2_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1388__PHY_PAD_FDBK_DRIVE2_WIDTH                   18U
+#define LPDDR4__PHY_PAD_FDBK_DRIVE2__REG DENALI_PHY_1388
+#define LPDDR4__PHY_PAD_FDBK_DRIVE2__FLD LPDDR4__DENALI_PHY_1388__PHY_PAD_FDBK_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1389_READ_MASK                            0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_1389_WRITE_MASK                           0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_1389__PHY_PAD_DATA_DRIVE_MASK             0x7FFFFFFFU
+#define LPDDR4__DENALI_PHY_1389__PHY_PAD_DATA_DRIVE_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1389__PHY_PAD_DATA_DRIVE_WIDTH                    31U
+#define LPDDR4__PHY_PAD_DATA_DRIVE__REG DENALI_PHY_1389
+#define LPDDR4__PHY_PAD_DATA_DRIVE__FLD LPDDR4__DENALI_PHY_1389__PHY_PAD_DATA_DRIVE
+
+#define LPDDR4__DENALI_PHY_1390_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1390_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1390__PHY_PAD_DQS_DRIVE_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1390__PHY_PAD_DQS_DRIVE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1390__PHY_PAD_DQS_DRIVE_WIDTH                     32U
+#define LPDDR4__PHY_PAD_DQS_DRIVE__REG DENALI_PHY_1390
+#define LPDDR4__PHY_PAD_DQS_DRIVE__FLD LPDDR4__DENALI_PHY_1390__PHY_PAD_DQS_DRIVE
+
+#define LPDDR4__DENALI_PHY_1391_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1391_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1391__PHY_PAD_ADDR_DRIVE_MASK             0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1391__PHY_PAD_ADDR_DRIVE_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1391__PHY_PAD_ADDR_DRIVE_WIDTH                    30U
+#define LPDDR4__PHY_PAD_ADDR_DRIVE__REG DENALI_PHY_1391
+#define LPDDR4__PHY_PAD_ADDR_DRIVE__FLD LPDDR4__DENALI_PHY_1391__PHY_PAD_ADDR_DRIVE
+
+#define LPDDR4__DENALI_PHY_1392_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1392_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1392__PHY_PAD_ADDR_DRIVE2_MASK            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1392__PHY_PAD_ADDR_DRIVE2_SHIFT                    0U
+#define LPDDR4__DENALI_PHY_1392__PHY_PAD_ADDR_DRIVE2_WIDTH                   28U
+#define LPDDR4__PHY_PAD_ADDR_DRIVE2__REG DENALI_PHY_1392
+#define LPDDR4__PHY_PAD_ADDR_DRIVE2__FLD LPDDR4__DENALI_PHY_1392__PHY_PAD_ADDR_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1393_READ_MASK                            0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1393_WRITE_MASK                           0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1393__PHY_PAD_CLK_DRIVE_MASK              0xFFFFFFFFU
+#define LPDDR4__DENALI_PHY_1393__PHY_PAD_CLK_DRIVE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1393__PHY_PAD_CLK_DRIVE_WIDTH                     32U
+#define LPDDR4__PHY_PAD_CLK_DRIVE__REG DENALI_PHY_1393
+#define LPDDR4__PHY_PAD_CLK_DRIVE__FLD LPDDR4__DENALI_PHY_1393__PHY_PAD_CLK_DRIVE
+
+#define LPDDR4__DENALI_PHY_1394_READ_MASK                            0x0007FFFFU
+#define LPDDR4__DENALI_PHY_1394_WRITE_MASK                           0x0007FFFFU
+#define LPDDR4__DENALI_PHY_1394__PHY_PAD_CLK_DRIVE2_MASK             0x0007FFFFU
+#define LPDDR4__DENALI_PHY_1394__PHY_PAD_CLK_DRIVE2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1394__PHY_PAD_CLK_DRIVE2_WIDTH                    19U
+#define LPDDR4__PHY_PAD_CLK_DRIVE2__REG DENALI_PHY_1394
+#define LPDDR4__PHY_PAD_CLK_DRIVE2__FLD LPDDR4__DENALI_PHY_1394__PHY_PAD_CLK_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1395_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1395_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1395__PHY_PAD_ERR_DRIVE_MASK              0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1395__PHY_PAD_ERR_DRIVE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1395__PHY_PAD_ERR_DRIVE_WIDTH                     30U
+#define LPDDR4__PHY_PAD_ERR_DRIVE__REG DENALI_PHY_1395
+#define LPDDR4__PHY_PAD_ERR_DRIVE__FLD LPDDR4__DENALI_PHY_1395__PHY_PAD_ERR_DRIVE
+
+#define LPDDR4__DENALI_PHY_1396_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1396_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1396__PHY_PAD_ERR_DRIVE2_MASK             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1396__PHY_PAD_ERR_DRIVE2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1396__PHY_PAD_ERR_DRIVE2_WIDTH                    28U
+#define LPDDR4__PHY_PAD_ERR_DRIVE2__REG DENALI_PHY_1396
+#define LPDDR4__PHY_PAD_ERR_DRIVE2__FLD LPDDR4__DENALI_PHY_1396__PHY_PAD_ERR_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1397_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1397_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1397__PHY_PAD_CKE_DRIVE_MASK              0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1397__PHY_PAD_CKE_DRIVE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1397__PHY_PAD_CKE_DRIVE_WIDTH                     30U
+#define LPDDR4__PHY_PAD_CKE_DRIVE__REG DENALI_PHY_1397
+#define LPDDR4__PHY_PAD_CKE_DRIVE__FLD LPDDR4__DENALI_PHY_1397__PHY_PAD_CKE_DRIVE
+
+#define LPDDR4__DENALI_PHY_1398_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1398_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1398__PHY_PAD_CKE_DRIVE2_MASK             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1398__PHY_PAD_CKE_DRIVE2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1398__PHY_PAD_CKE_DRIVE2_WIDTH                    28U
+#define LPDDR4__PHY_PAD_CKE_DRIVE2__REG DENALI_PHY_1398
+#define LPDDR4__PHY_PAD_CKE_DRIVE2__FLD LPDDR4__DENALI_PHY_1398__PHY_PAD_CKE_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1399_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1399_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1399__PHY_PAD_RST_DRIVE_MASK              0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1399__PHY_PAD_RST_DRIVE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1399__PHY_PAD_RST_DRIVE_WIDTH                     30U
+#define LPDDR4__PHY_PAD_RST_DRIVE__REG DENALI_PHY_1399
+#define LPDDR4__PHY_PAD_RST_DRIVE__FLD LPDDR4__DENALI_PHY_1399__PHY_PAD_RST_DRIVE
+
+#define LPDDR4__DENALI_PHY_1400_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1400_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1400__PHY_PAD_RST_DRIVE2_MASK             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1400__PHY_PAD_RST_DRIVE2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1400__PHY_PAD_RST_DRIVE2_WIDTH                    28U
+#define LPDDR4__PHY_PAD_RST_DRIVE2__REG DENALI_PHY_1400
+#define LPDDR4__PHY_PAD_RST_DRIVE2__FLD LPDDR4__DENALI_PHY_1400__PHY_PAD_RST_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1401_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1401_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1401__PHY_PAD_CS_DRIVE_MASK               0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1401__PHY_PAD_CS_DRIVE_SHIFT                       0U
+#define LPDDR4__DENALI_PHY_1401__PHY_PAD_CS_DRIVE_WIDTH                      30U
+#define LPDDR4__PHY_PAD_CS_DRIVE__REG DENALI_PHY_1401
+#define LPDDR4__PHY_PAD_CS_DRIVE__FLD LPDDR4__DENALI_PHY_1401__PHY_PAD_CS_DRIVE
+
+#define LPDDR4__DENALI_PHY_1402_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1402_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1402__PHY_PAD_CS_DRIVE2_MASK              0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1402__PHY_PAD_CS_DRIVE2_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1402__PHY_PAD_CS_DRIVE2_WIDTH                     28U
+#define LPDDR4__PHY_PAD_CS_DRIVE2__REG DENALI_PHY_1402
+#define LPDDR4__PHY_PAD_CS_DRIVE2__FLD LPDDR4__DENALI_PHY_1402__PHY_PAD_CS_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1403_READ_MASK                            0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1403_WRITE_MASK                           0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1403__PHY_PAD_ODT_DRIVE_MASK              0x3FFFFFFFU
+#define LPDDR4__DENALI_PHY_1403__PHY_PAD_ODT_DRIVE_SHIFT                      0U
+#define LPDDR4__DENALI_PHY_1403__PHY_PAD_ODT_DRIVE_WIDTH                     30U
+#define LPDDR4__PHY_PAD_ODT_DRIVE__REG DENALI_PHY_1403
+#define LPDDR4__PHY_PAD_ODT_DRIVE__FLD LPDDR4__DENALI_PHY_1403__PHY_PAD_ODT_DRIVE
+
+#define LPDDR4__DENALI_PHY_1404_READ_MASK                            0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1404_WRITE_MASK                           0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1404__PHY_PAD_ODT_DRIVE2_MASK             0x0FFFFFFFU
+#define LPDDR4__DENALI_PHY_1404__PHY_PAD_ODT_DRIVE2_SHIFT                     0U
+#define LPDDR4__DENALI_PHY_1404__PHY_PAD_ODT_DRIVE2_WIDTH                    28U
+#define LPDDR4__PHY_PAD_ODT_DRIVE2__REG DENALI_PHY_1404
+#define LPDDR4__PHY_PAD_ODT_DRIVE2__FLD LPDDR4__DENALI_PHY_1404__PHY_PAD_ODT_DRIVE2
+
+#define LPDDR4__DENALI_PHY_1405_READ_MASK                            0x7FFFFF07U
+#define LPDDR4__DENALI_PHY_1405_WRITE_MASK                           0x7FFFFF07U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_CLK_SELECT_0_MASK           0x00000007U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_CLK_SELECT_0_SHIFT                   0U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_CLK_SELECT_0_WIDTH                   3U
+#define LPDDR4__PHY_CAL_CLK_SELECT_0__REG DENALI_PHY_1405
+#define LPDDR4__PHY_CAL_CLK_SELECT_0__FLD LPDDR4__DENALI_PHY_1405__PHY_CAL_CLK_SELECT_0
+
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_VREF_SWITCH_TIMER_0_MASK    0x00FFFF00U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_VREF_SWITCH_TIMER_0_SHIFT            8U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_VREF_SWITCH_TIMER_0_WIDTH           16U
+#define LPDDR4__PHY_CAL_VREF_SWITCH_TIMER_0__REG DENALI_PHY_1405
+#define LPDDR4__PHY_CAL_VREF_SWITCH_TIMER_0__FLD LPDDR4__DENALI_PHY_1405__PHY_CAL_VREF_SWITCH_TIMER_0
+
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_SETTLING_PRD_0_MASK         0x7F000000U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_SETTLING_PRD_0_SHIFT                24U
+#define LPDDR4__DENALI_PHY_1405__PHY_CAL_SETTLING_PRD_0_WIDTH                 7U
+#define LPDDR4__PHY_CAL_SETTLING_PRD_0__REG DENALI_PHY_1405
+#define LPDDR4__PHY_CAL_SETTLING_PRD_0__FLD LPDDR4__DENALI_PHY_1405__PHY_CAL_SETTLING_PRD_0
+
+#endif /* REG_LPDDR4_PHY_CORE_MACROS_H_ */
diff --git a/drivers/ddr/k3/am64/lpddr4_pi_macros.h b/drivers/ddr/k3/am64/lpddr4_pi_macros.h
new file mode 100644
index 0000000000..9c240d3a79
--- /dev/null
+++ b/drivers/ddr/k3/am64/lpddr4_pi_macros.h
@@ -0,0 +1,5784 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef REG_LPDDR4_PI_MACROS_H_
+#define REG_LPDDR4_PI_MACROS_H_
+
+#define LPDDR4__DENALI_PI_0_READ_MASK                                0x00000F01U
+#define LPDDR4__DENALI_PI_0_WRITE_MASK                               0x00000F01U
+#define LPDDR4__DENALI_PI_0__PI_START_MASK                           0x00000001U
+#define LPDDR4__DENALI_PI_0__PI_START_SHIFT                                   0U
+#define LPDDR4__DENALI_PI_0__PI_START_WIDTH                                   1U
+#define LPDDR4__DENALI_PI_0__PI_START_WOCLR                                   0U
+#define LPDDR4__DENALI_PI_0__PI_START_WOSET                                   0U
+#define LPDDR4__PI_START__REG DENALI_PI_0
+#define LPDDR4__PI_START__FLD LPDDR4__DENALI_PI_0__PI_START
+
+#define LPDDR4__DENALI_PI_0__PI_DRAM_CLASS_MASK                      0x00000F00U
+#define LPDDR4__DENALI_PI_0__PI_DRAM_CLASS_SHIFT                              8U
+#define LPDDR4__DENALI_PI_0__PI_DRAM_CLASS_WIDTH                              4U
+#define LPDDR4__PI_DRAM_CLASS__REG DENALI_PI_0
+#define LPDDR4__PI_DRAM_CLASS__FLD LPDDR4__DENALI_PI_0__PI_DRAM_CLASS
+
+#define LPDDR4__DENALI_PI_1_READ_MASK                                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_1_WRITE_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_1__PI_VERSION_0_MASK                       0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_1__PI_VERSION_0_SHIFT                               0U
+#define LPDDR4__DENALI_PI_1__PI_VERSION_0_WIDTH                              32U
+#define LPDDR4__PI_VERSION_0__REG DENALI_PI_1
+#define LPDDR4__PI_VERSION_0__FLD LPDDR4__DENALI_PI_1__PI_VERSION_0
+
+#define LPDDR4__DENALI_PI_2_READ_MASK                                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_2_WRITE_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_2__PI_VERSION_1_MASK                       0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_2__PI_VERSION_1_SHIFT                               0U
+#define LPDDR4__DENALI_PI_2__PI_VERSION_1_WIDTH                              32U
+#define LPDDR4__PI_VERSION_1__REG DENALI_PI_2
+#define LPDDR4__PI_VERSION_1__FLD LPDDR4__DENALI_PI_2__PI_VERSION_1
+
+#define LPDDR4__DENALI_PI_3_READ_MASK                                0x0101FFFFU
+#define LPDDR4__DENALI_PI_3_WRITE_MASK                               0x0101FFFFU
+#define LPDDR4__DENALI_PI_3__PI_ID_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_PI_3__PI_ID_SHIFT                                      0U
+#define LPDDR4__DENALI_PI_3__PI_ID_WIDTH                                     16U
+#define LPDDR4__PI_ID__REG DENALI_PI_3
+#define LPDDR4__PI_ID__FLD LPDDR4__DENALI_PI_3__PI_ID
+
+#define LPDDR4__DENALI_PI_3__PI_RELEASE_DFI_MASK                     0x00010000U
+#define LPDDR4__DENALI_PI_3__PI_RELEASE_DFI_SHIFT                            16U
+#define LPDDR4__DENALI_PI_3__PI_RELEASE_DFI_WIDTH                             1U
+#define LPDDR4__DENALI_PI_3__PI_RELEASE_DFI_WOCLR                             0U
+#define LPDDR4__DENALI_PI_3__PI_RELEASE_DFI_WOSET                             0U
+#define LPDDR4__PI_RELEASE_DFI__REG DENALI_PI_3
+#define LPDDR4__PI_RELEASE_DFI__FLD LPDDR4__DENALI_PI_3__PI_RELEASE_DFI
+
+#define LPDDR4__DENALI_PI_3__PI_NORMAL_LVL_SEQ_MASK                  0x01000000U
+#define LPDDR4__DENALI_PI_3__PI_NORMAL_LVL_SEQ_SHIFT                         24U
+#define LPDDR4__DENALI_PI_3__PI_NORMAL_LVL_SEQ_WIDTH                          1U
+#define LPDDR4__DENALI_PI_3__PI_NORMAL_LVL_SEQ_WOCLR                          0U
+#define LPDDR4__DENALI_PI_3__PI_NORMAL_LVL_SEQ_WOSET                          0U
+#define LPDDR4__PI_NORMAL_LVL_SEQ__REG DENALI_PI_3
+#define LPDDR4__PI_NORMAL_LVL_SEQ__FLD LPDDR4__DENALI_PI_3__PI_NORMAL_LVL_SEQ
+
+#define LPDDR4__DENALI_PI_4_READ_MASK                                0xFFFF0301U
+#define LPDDR4__DENALI_PI_4_WRITE_MASK                               0xFFFF0301U
+#define LPDDR4__DENALI_PI_4__PI_INIT_LVL_EN_MASK                     0x00000001U
+#define LPDDR4__DENALI_PI_4__PI_INIT_LVL_EN_SHIFT                             0U
+#define LPDDR4__DENALI_PI_4__PI_INIT_LVL_EN_WIDTH                             1U
+#define LPDDR4__DENALI_PI_4__PI_INIT_LVL_EN_WOCLR                             0U
+#define LPDDR4__DENALI_PI_4__PI_INIT_LVL_EN_WOSET                             0U
+#define LPDDR4__PI_INIT_LVL_EN__REG DENALI_PI_4
+#define LPDDR4__PI_INIT_LVL_EN__FLD LPDDR4__DENALI_PI_4__PI_INIT_LVL_EN
+
+#define LPDDR4__DENALI_PI_4__PI_NOTCARE_PHYUPD_MASK                  0x00000300U
+#define LPDDR4__DENALI_PI_4__PI_NOTCARE_PHYUPD_SHIFT                          8U
+#define LPDDR4__DENALI_PI_4__PI_NOTCARE_PHYUPD_WIDTH                          2U
+#define LPDDR4__PI_NOTCARE_PHYUPD__REG DENALI_PI_4
+#define LPDDR4__PI_NOTCARE_PHYUPD__FLD LPDDR4__DENALI_PI_4__PI_NOTCARE_PHYUPD
+
+#define LPDDR4__DENALI_PI_4__PI_TCMD_GAP_MASK                        0xFFFF0000U
+#define LPDDR4__DENALI_PI_4__PI_TCMD_GAP_SHIFT                               16U
+#define LPDDR4__DENALI_PI_4__PI_TCMD_GAP_WIDTH                               16U
+#define LPDDR4__PI_TCMD_GAP__REG DENALI_PI_4
+#define LPDDR4__PI_TCMD_GAP__FLD LPDDR4__DENALI_PI_4__PI_TCMD_GAP
+
+#define LPDDR4__DENALI_PI_5_READ_MASK                                0x030100FFU
+#define LPDDR4__DENALI_PI_5_WRITE_MASK                               0x030100FFU
+#define LPDDR4__DENALI_PI_5__PI_RESERVED0_MASK                       0x000000FFU
+#define LPDDR4__DENALI_PI_5__PI_RESERVED0_SHIFT                               0U
+#define LPDDR4__DENALI_PI_5__PI_RESERVED0_WIDTH                               8U
+#define LPDDR4__PI_RESERVED0__REG DENALI_PI_5
+#define LPDDR4__PI_RESERVED0__FLD LPDDR4__DENALI_PI_5__PI_RESERVED0
+
+#define LPDDR4__DENALI_PI_5__PI_TRAIN_ALL_FREQ_REQ_MASK              0x00000100U
+#define LPDDR4__DENALI_PI_5__PI_TRAIN_ALL_FREQ_REQ_SHIFT                      8U
+#define LPDDR4__DENALI_PI_5__PI_TRAIN_ALL_FREQ_REQ_WIDTH                      1U
+#define LPDDR4__DENALI_PI_5__PI_TRAIN_ALL_FREQ_REQ_WOCLR                      0U
+#define LPDDR4__DENALI_PI_5__PI_TRAIN_ALL_FREQ_REQ_WOSET                      0U
+#define LPDDR4__PI_TRAIN_ALL_FREQ_REQ__REG DENALI_PI_5
+#define LPDDR4__PI_TRAIN_ALL_FREQ_REQ__FLD LPDDR4__DENALI_PI_5__PI_TRAIN_ALL_FREQ_REQ
+
+#define LPDDR4__DENALI_PI_5__PI_DFI_VERSION_MASK                     0x00010000U
+#define LPDDR4__DENALI_PI_5__PI_DFI_VERSION_SHIFT                            16U
+#define LPDDR4__DENALI_PI_5__PI_DFI_VERSION_WIDTH                             1U
+#define LPDDR4__DENALI_PI_5__PI_DFI_VERSION_WOCLR                             0U
+#define LPDDR4__DENALI_PI_5__PI_DFI_VERSION_WOSET                             0U
+#define LPDDR4__PI_DFI_VERSION__REG DENALI_PI_5
+#define LPDDR4__PI_DFI_VERSION__FLD LPDDR4__DENALI_PI_5__PI_DFI_VERSION
+
+#define LPDDR4__DENALI_PI_5__PI_DFI_PHYMSTR_TYPE_MASK                0x03000000U
+#define LPDDR4__DENALI_PI_5__PI_DFI_PHYMSTR_TYPE_SHIFT                       24U
+#define LPDDR4__DENALI_PI_5__PI_DFI_PHYMSTR_TYPE_WIDTH                        2U
+#define LPDDR4__PI_DFI_PHYMSTR_TYPE__REG DENALI_PI_5
+#define LPDDR4__PI_DFI_PHYMSTR_TYPE__FLD LPDDR4__DENALI_PI_5__PI_DFI_PHYMSTR_TYPE
+
+#define LPDDR4__DENALI_PI_6_READ_MASK                                0x00000101U
+#define LPDDR4__DENALI_PI_6_WRITE_MASK                               0x00000101U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_CS_STATE_R_MASK          0x00000001U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_CS_STATE_R_SHIFT                  0U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_CS_STATE_R_WIDTH                  1U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_CS_STATE_R_WOCLR                  0U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_CS_STATE_R_WOSET                  0U
+#define LPDDR4__PI_DFI_PHYMSTR_CS_STATE_R__REG DENALI_PI_6
+#define LPDDR4__PI_DFI_PHYMSTR_CS_STATE_R__FLD LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_CS_STATE_R
+
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_STATE_SEL_R_MASK         0x00000100U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_STATE_SEL_R_SHIFT                 8U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_STATE_SEL_R_WIDTH                 1U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_STATE_SEL_R_WOCLR                 0U
+#define LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_STATE_SEL_R_WOSET                 0U
+#define LPDDR4__PI_DFI_PHYMSTR_STATE_SEL_R__REG DENALI_PI_6
+#define LPDDR4__PI_DFI_PHYMSTR_STATE_SEL_R__FLD LPDDR4__DENALI_PI_6__PI_DFI_PHYMSTR_STATE_SEL_R
+
+#define LPDDR4__DENALI_PI_7_READ_MASK                                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_7_WRITE_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_7__PI_TDFI_PHYMSTR_MAX_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_7__PI_TDFI_PHYMSTR_MAX_SHIFT                        0U
+#define LPDDR4__DENALI_PI_7__PI_TDFI_PHYMSTR_MAX_WIDTH                       32U
+#define LPDDR4__PI_TDFI_PHYMSTR_MAX__REG DENALI_PI_7
+#define LPDDR4__PI_TDFI_PHYMSTR_MAX__FLD LPDDR4__DENALI_PI_7__PI_TDFI_PHYMSTR_MAX
+
+#define LPDDR4__DENALI_PI_8_READ_MASK                                0x000FFFFFU
+#define LPDDR4__DENALI_PI_8_WRITE_MASK                               0x000FFFFFU
+#define LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_RESP_MASK               0x000FFFFFU
+#define LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_RESP_SHIFT                       0U
+#define LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_RESP_WIDTH                      20U
+#define LPDDR4__PI_TDFI_PHYMSTR_RESP__REG DENALI_PI_8
+#define LPDDR4__PI_TDFI_PHYMSTR_RESP__FLD LPDDR4__DENALI_PI_8__PI_TDFI_PHYMSTR_RESP
+
+#define LPDDR4__DENALI_PI_9_READ_MASK                                0x000FFFFFU
+#define LPDDR4__DENALI_PI_9_WRITE_MASK                               0x000FFFFFU
+#define LPDDR4__DENALI_PI_9__PI_TDFI_PHYUPD_RESP_MASK                0x000FFFFFU
+#define LPDDR4__DENALI_PI_9__PI_TDFI_PHYUPD_RESP_SHIFT                        0U
+#define LPDDR4__DENALI_PI_9__PI_TDFI_PHYUPD_RESP_WIDTH                       20U
+#define LPDDR4__PI_TDFI_PHYUPD_RESP__REG DENALI_PI_9
+#define LPDDR4__PI_TDFI_PHYUPD_RESP__FLD LPDDR4__DENALI_PI_9__PI_TDFI_PHYUPD_RESP
+
+#define LPDDR4__DENALI_PI_10_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_10_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_MAX_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_MAX_SHIFT                        0U
+#define LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_MAX_WIDTH                       32U
+#define LPDDR4__PI_TDFI_PHYUPD_MAX__REG DENALI_PI_10
+#define LPDDR4__PI_TDFI_PHYUPD_MAX__FLD LPDDR4__DENALI_PI_10__PI_TDFI_PHYUPD_MAX
+
+#define LPDDR4__DENALI_PI_11_READ_MASK                               0x0000011FU
+#define LPDDR4__DENALI_PI_11_WRITE_MASK                              0x0000011FU
+#define LPDDR4__DENALI_PI_11__PI_INIT_WORK_FREQ_MASK                 0x0000001FU
+#define LPDDR4__DENALI_PI_11__PI_INIT_WORK_FREQ_SHIFT                         0U
+#define LPDDR4__DENALI_PI_11__PI_INIT_WORK_FREQ_WIDTH                         5U
+#define LPDDR4__PI_INIT_WORK_FREQ__REG DENALI_PI_11
+#define LPDDR4__PI_INIT_WORK_FREQ__FLD LPDDR4__DENALI_PI_11__PI_INIT_WORK_FREQ
+
+#define LPDDR4__DENALI_PI_11__PI_INIT_DFS_CALVL_ONLY_MASK            0x00000100U
+#define LPDDR4__DENALI_PI_11__PI_INIT_DFS_CALVL_ONLY_SHIFT                    8U
+#define LPDDR4__DENALI_PI_11__PI_INIT_DFS_CALVL_ONLY_WIDTH                    1U
+#define LPDDR4__DENALI_PI_11__PI_INIT_DFS_CALVL_ONLY_WOCLR                    0U
+#define LPDDR4__DENALI_PI_11__PI_INIT_DFS_CALVL_ONLY_WOSET                    0U
+#define LPDDR4__PI_INIT_DFS_CALVL_ONLY__REG DENALI_PI_11
+#define LPDDR4__PI_INIT_DFS_CALVL_ONLY__FLD LPDDR4__DENALI_PI_11__PI_INIT_DFS_CALVL_ONLY
+
+#define LPDDR4__DENALI_PI_12_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_12_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_12__PI_FREQ_MAP_MASK                       0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_12__PI_FREQ_MAP_SHIFT                               0U
+#define LPDDR4__DENALI_PI_12__PI_FREQ_MAP_WIDTH                              32U
+#define LPDDR4__PI_FREQ_MAP__REG DENALI_PI_12
+#define LPDDR4__PI_FREQ_MAP__FLD LPDDR4__DENALI_PI_12__PI_FREQ_MAP
+
+#define LPDDR4__DENALI_PI_13_READ_MASK                               0x01030101U
+#define LPDDR4__DENALI_PI_13_WRITE_MASK                              0x01030101U
+#define LPDDR4__DENALI_PI_13__PI_SW_RST_N_MASK                       0x00000001U
+#define LPDDR4__DENALI_PI_13__PI_SW_RST_N_SHIFT                               0U
+#define LPDDR4__DENALI_PI_13__PI_SW_RST_N_WIDTH                               1U
+#define LPDDR4__DENALI_PI_13__PI_SW_RST_N_WOCLR                               0U
+#define LPDDR4__DENALI_PI_13__PI_SW_RST_N_WOSET                               0U
+#define LPDDR4__PI_SW_RST_N__REG DENALI_PI_13
+#define LPDDR4__PI_SW_RST_N__FLD LPDDR4__DENALI_PI_13__PI_SW_RST_N
+
+#define LPDDR4__DENALI_PI_13__PI_RESERVED1_MASK                      0x00000100U
+#define LPDDR4__DENALI_PI_13__PI_RESERVED1_SHIFT                              8U
+#define LPDDR4__DENALI_PI_13__PI_RESERVED1_WIDTH                              1U
+#define LPDDR4__DENALI_PI_13__PI_RESERVED1_WOCLR                              0U
+#define LPDDR4__DENALI_PI_13__PI_RESERVED1_WOSET                              0U
+#define LPDDR4__PI_RESERVED1__REG DENALI_PI_13
+#define LPDDR4__PI_RESERVED1__FLD LPDDR4__DENALI_PI_13__PI_RESERVED1
+
+#define LPDDR4__DENALI_PI_13__PI_CS_MAP_MASK                         0x00030000U
+#define LPDDR4__DENALI_PI_13__PI_CS_MAP_SHIFT                                16U
+#define LPDDR4__DENALI_PI_13__PI_CS_MAP_WIDTH                                 2U
+#define LPDDR4__PI_CS_MAP__REG DENALI_PI_13
+#define LPDDR4__PI_CS_MAP__FLD LPDDR4__DENALI_PI_13__PI_CS_MAP
+
+#define LPDDR4__DENALI_PI_13__PI_SWLVL_CS_SEL_MASK                   0x01000000U
+#define LPDDR4__DENALI_PI_13__PI_SWLVL_CS_SEL_SHIFT                          24U
+#define LPDDR4__DENALI_PI_13__PI_SWLVL_CS_SEL_WIDTH                           1U
+#define LPDDR4__DENALI_PI_13__PI_SWLVL_CS_SEL_WOCLR                           0U
+#define LPDDR4__DENALI_PI_13__PI_SWLVL_CS_SEL_WOSET                           0U
+#define LPDDR4__PI_SWLVL_CS_SEL__REG DENALI_PI_13
+#define LPDDR4__PI_SWLVL_CS_SEL__FLD LPDDR4__DENALI_PI_13__PI_SWLVL_CS_SEL
+
+#define LPDDR4__DENALI_PI_14_READ_MASK                               0x0F011F03U
+#define LPDDR4__DENALI_PI_14_WRITE_MASK                              0x0F011F03U
+#define LPDDR4__DENALI_PI_14__PI_CS_MASK_MASK                        0x00000003U
+#define LPDDR4__DENALI_PI_14__PI_CS_MASK_SHIFT                                0U
+#define LPDDR4__DENALI_PI_14__PI_CS_MASK_WIDTH                                2U
+#define LPDDR4__PI_CS_MASK__REG DENALI_PI_14
+#define LPDDR4__PI_CS_MASK__FLD LPDDR4__DENALI_PI_14__PI_CS_MASK
+
+#define LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE_MASK               0x00001F00U
+#define LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE_SHIFT                       8U
+#define LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE_WIDTH                       5U
+#define LPDDR4__PI_RANK_NUM_PER_CKE__REG DENALI_PI_14
+#define LPDDR4__PI_RANK_NUM_PER_CKE__FLD LPDDR4__DENALI_PI_14__PI_RANK_NUM_PER_CKE
+
+#define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_MASK           0x00010000U
+#define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_SHIFT                  16U
+#define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_WIDTH                   1U
+#define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_WOCLR                   0U
+#define LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN_WOSET                   0U
+#define LPDDR4__PI_SRX_LVL_TARGET_CS_EN__REG DENALI_PI_14
+#define LPDDR4__PI_SRX_LVL_TARGET_CS_EN__FLD LPDDR4__DENALI_PI_14__PI_SRX_LVL_TARGET_CS_EN
+
+#define LPDDR4__DENALI_PI_14__PI_TMRR_MASK                           0x0F000000U
+#define LPDDR4__DENALI_PI_14__PI_TMRR_SHIFT                                  24U
+#define LPDDR4__DENALI_PI_14__PI_TMRR_WIDTH                                   4U
+#define LPDDR4__PI_TMRR__REG DENALI_PI_14
+#define LPDDR4__PI_TMRR__FLD LPDDR4__DENALI_PI_14__PI_TMRR
+
+#define LPDDR4__DENALI_PI_15_READ_MASK                               0x0101070FU
+#define LPDDR4__DENALI_PI_15_WRITE_MASK                              0x0101070FU
+#define LPDDR4__DENALI_PI_15__PI_TMPRR_MASK                          0x0000000FU
+#define LPDDR4__DENALI_PI_15__PI_TMPRR_SHIFT                                  0U
+#define LPDDR4__DENALI_PI_15__PI_TMPRR_WIDTH                                  4U
+#define LPDDR4__PI_TMPRR__REG DENALI_PI_15
+#define LPDDR4__PI_TMPRR__FLD LPDDR4__DENALI_PI_15__PI_TMPRR
+
+#define LPDDR4__DENALI_PI_15__PI_VRCG_EN_MASK                        0x00000700U
+#define LPDDR4__DENALI_PI_15__PI_VRCG_EN_SHIFT                                8U
+#define LPDDR4__DENALI_PI_15__PI_VRCG_EN_WIDTH                                3U
+#define LPDDR4__PI_VRCG_EN__REG DENALI_PI_15
+#define LPDDR4__PI_VRCG_EN__FLD LPDDR4__DENALI_PI_15__PI_VRCG_EN
+
+#define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_MASK            0x00010000U
+#define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_SHIFT                   16U
+#define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_WIDTH                    1U
+#define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_WOCLR                    0U
+#define LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY_WOSET                    0U
+#define LPDDR4__PI_MCAREF_FORWARD_ONLY__REG DENALI_PI_15
+#define LPDDR4__PI_MCAREF_FORWARD_ONLY__FLD LPDDR4__DENALI_PI_15__PI_MCAREF_FORWARD_ONLY
+
+#define LPDDR4__DENALI_PI_15__PI_RESERVED2_MASK                      0x01000000U
+#define LPDDR4__DENALI_PI_15__PI_RESERVED2_SHIFT                             24U
+#define LPDDR4__DENALI_PI_15__PI_RESERVED2_WIDTH                              1U
+#define LPDDR4__DENALI_PI_15__PI_RESERVED2_WOCLR                              0U
+#define LPDDR4__DENALI_PI_15__PI_RESERVED2_WOSET                              0U
+#define LPDDR4__PI_RESERVED2__REG DENALI_PI_15
+#define LPDDR4__PI_RESERVED2__FLD LPDDR4__DENALI_PI_15__PI_RESERVED2
+
+#define LPDDR4__DENALI_PI_16_READ_MASK                               0x010FFFFFU
+#define LPDDR4__DENALI_PI_16_WRITE_MASK                              0x010FFFFFU
+#define LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL_MASK                  0x000FFFFFU
+#define LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL_SHIFT                          0U
+#define LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL_WIDTH                         20U
+#define LPDDR4__PI_TREF_INTERVAL__REG DENALI_PI_16
+#define LPDDR4__PI_TREF_INTERVAL__FLD LPDDR4__DENALI_PI_16__PI_TREF_INTERVAL
+
+#define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_MASK                      0x01000000U
+#define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_SHIFT                             24U
+#define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_WIDTH                              1U
+#define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_WOCLR                              0U
+#define LPDDR4__DENALI_PI_16__PI_ON_DFIBUS_WOSET                              0U
+#define LPDDR4__PI_ON_DFIBUS__REG DENALI_PI_16
+#define LPDDR4__PI_ON_DFIBUS__FLD LPDDR4__DENALI_PI_16__PI_ON_DFIBUS
+
+#define LPDDR4__DENALI_PI_17_READ_MASK                               0x01010001U
+#define LPDDR4__DENALI_PI_17_WRITE_MASK                              0x01010001U
+#define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_MASK                 0x00000001U
+#define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_SHIFT                         0U
+#define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_WIDTH                         1U
+#define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_WOCLR                         0U
+#define LPDDR4__DENALI_PI_17__PI_DATA_RETENTION_WOSET                         0U
+#define LPDDR4__PI_DATA_RETENTION__REG DENALI_PI_17
+#define LPDDR4__PI_DATA_RETENTION__FLD LPDDR4__DENALI_PI_17__PI_DATA_RETENTION
+
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_MASK                     0x00000100U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_SHIFT                             8U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_WIDTH                             1U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_WOCLR                             0U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD_WOSET                             0U
+#define LPDDR4__PI_SWLVL_LOAD__REG DENALI_PI_17
+#define LPDDR4__PI_SWLVL_LOAD__FLD LPDDR4__DENALI_PI_17__PI_SWLVL_LOAD
+
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_MASK                  0x00010000U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_SHIFT                         16U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_WIDTH                          1U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_WOCLR                          0U
+#define LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE_WOSET                          0U
+#define LPDDR4__PI_SWLVL_OP_DONE__REG DENALI_PI_17
+#define LPDDR4__PI_SWLVL_OP_DONE__FLD LPDDR4__DENALI_PI_17__PI_SWLVL_OP_DONE
+
+#define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_MASK                0x01000000U
+#define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_WIDTH                        1U
+#define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_WOCLR                        0U
+#define LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0_WOSET                        0U
+#define LPDDR4__PI_SW_WRLVL_RESP_0__REG DENALI_PI_17
+#define LPDDR4__PI_SW_WRLVL_RESP_0__FLD LPDDR4__DENALI_PI_17__PI_SW_WRLVL_RESP_0
+
+#define LPDDR4__DENALI_PI_18_READ_MASK                               0x03030301U
+#define LPDDR4__DENALI_PI_18_WRITE_MASK                              0x03030301U
+#define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_MASK                0x00000001U
+#define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_SHIFT                        0U
+#define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_WIDTH                        1U
+#define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_WOCLR                        0U
+#define LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1_WOSET                        0U
+#define LPDDR4__PI_SW_WRLVL_RESP_1__REG DENALI_PI_18
+#define LPDDR4__PI_SW_WRLVL_RESP_1__FLD LPDDR4__DENALI_PI_18__PI_SW_WRLVL_RESP_1
+
+#define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0_MASK                0x00000300U
+#define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0_SHIFT                        8U
+#define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0_WIDTH                        2U
+#define LPDDR4__PI_SW_RDLVL_RESP_0__REG DENALI_PI_18
+#define LPDDR4__PI_SW_RDLVL_RESP_0__FLD LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_0
+
+#define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_1_MASK                0x00030000U
+#define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_1_SHIFT                       16U
+#define LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_1_WIDTH                        2U
+#define LPDDR4__PI_SW_RDLVL_RESP_1__REG DENALI_PI_18
+#define LPDDR4__PI_SW_RDLVL_RESP_1__FLD LPDDR4__DENALI_PI_18__PI_SW_RDLVL_RESP_1
+
+#define LPDDR4__DENALI_PI_18__PI_SW_CALVL_RESP_0_MASK                0x03000000U
+#define LPDDR4__DENALI_PI_18__PI_SW_CALVL_RESP_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_18__PI_SW_CALVL_RESP_0_WIDTH                        2U
+#define LPDDR4__PI_SW_CALVL_RESP_0__REG DENALI_PI_18
+#define LPDDR4__PI_SW_CALVL_RESP_0__FLD LPDDR4__DENALI_PI_18__PI_SW_CALVL_RESP_0
+
+#define LPDDR4__DENALI_PI_19_READ_MASK                               0x00000007U
+#define LPDDR4__DENALI_PI_19_WRITE_MASK                              0x00000007U
+#define LPDDR4__DENALI_PI_19__PI_SW_LEVELING_MODE_MASK               0x00000007U
+#define LPDDR4__DENALI_PI_19__PI_SW_LEVELING_MODE_SHIFT                       0U
+#define LPDDR4__DENALI_PI_19__PI_SW_LEVELING_MODE_WIDTH                       3U
+#define LPDDR4__PI_SW_LEVELING_MODE__REG DENALI_PI_19
+#define LPDDR4__PI_SW_LEVELING_MODE__FLD LPDDR4__DENALI_PI_19__PI_SW_LEVELING_MODE
+
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_START_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_START_SHIFT                            8U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_START_WIDTH                            1U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_START_WOCLR                            0U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_START_WOSET                            0U
+#define LPDDR4__PI_SWLVL_START__REG DENALI_PI_19
+#define LPDDR4__PI_SWLVL_START__FLD LPDDR4__DENALI_PI_19__PI_SWLVL_START
+
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_EXIT_MASK                     0x00010000U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_EXIT_SHIFT                            16U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_EXIT_WIDTH                             1U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_EXIT_WOCLR                             0U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_EXIT_WOSET                             0U
+#define LPDDR4__PI_SWLVL_EXIT__REG DENALI_PI_19
+#define LPDDR4__PI_SWLVL_EXIT__FLD LPDDR4__DENALI_PI_19__PI_SWLVL_EXIT
+
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_WR_SLICE_0_MASK               0x01000000U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_WR_SLICE_0_SHIFT                      24U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_WR_SLICE_0_WIDTH                       1U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_WR_SLICE_0_WOCLR                       0U
+#define LPDDR4__DENALI_PI_19__PI_SWLVL_WR_SLICE_0_WOSET                       0U
+#define LPDDR4__PI_SWLVL_WR_SLICE_0__REG DENALI_PI_19
+#define LPDDR4__PI_SWLVL_WR_SLICE_0__FLD LPDDR4__DENALI_PI_19__PI_SWLVL_WR_SLICE_0
+
+#define LPDDR4__DENALI_PI_20_READ_MASK                               0x00030000U
+#define LPDDR4__DENALI_PI_20_WRITE_MASK                              0x00030000U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_RD_SLICE_0_MASK               0x00000001U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_RD_SLICE_0_SHIFT                       0U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_RD_SLICE_0_WIDTH                       1U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_RD_SLICE_0_WOCLR                       0U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_RD_SLICE_0_WOSET                       0U
+#define LPDDR4__PI_SWLVL_RD_SLICE_0__REG DENALI_PI_20
+#define LPDDR4__PI_SWLVL_RD_SLICE_0__FLD LPDDR4__DENALI_PI_20__PI_SWLVL_RD_SLICE_0
+
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_VREF_UPDATE_SLICE_0_MASK      0x00000100U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_VREF_UPDATE_SLICE_0_SHIFT              8U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_VREF_UPDATE_SLICE_0_WIDTH              1U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_VREF_UPDATE_SLICE_0_WOCLR              0U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_VREF_UPDATE_SLICE_0_WOSET              0U
+#define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_0__REG DENALI_PI_20
+#define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_0__FLD LPDDR4__DENALI_PI_20__PI_SWLVL_VREF_UPDATE_SLICE_0
+
+#define LPDDR4__DENALI_PI_20__PI_SW_WDQLVL_RESP_0_MASK               0x00030000U
+#define LPDDR4__DENALI_PI_20__PI_SW_WDQLVL_RESP_0_SHIFT                      16U
+#define LPDDR4__DENALI_PI_20__PI_SW_WDQLVL_RESP_0_WIDTH                       2U
+#define LPDDR4__PI_SW_WDQLVL_RESP_0__REG DENALI_PI_20
+#define LPDDR4__PI_SW_WDQLVL_RESP_0__FLD LPDDR4__DENALI_PI_20__PI_SW_WDQLVL_RESP_0
+
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_1_MASK               0x01000000U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_1_SHIFT                      24U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_1_WIDTH                       1U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_1_WOCLR                       0U
+#define LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_1_WOSET                       0U
+#define LPDDR4__PI_SWLVL_WR_SLICE_1__REG DENALI_PI_20
+#define LPDDR4__PI_SWLVL_WR_SLICE_1__FLD LPDDR4__DENALI_PI_20__PI_SWLVL_WR_SLICE_1
+
+#define LPDDR4__DENALI_PI_21_READ_MASK                               0x00030000U
+#define LPDDR4__DENALI_PI_21_WRITE_MASK                              0x00030000U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_1_MASK               0x00000001U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_1_SHIFT                       0U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_1_WIDTH                       1U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_1_WOCLR                       0U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_1_WOSET                       0U
+#define LPDDR4__PI_SWLVL_RD_SLICE_1__REG DENALI_PI_21
+#define LPDDR4__PI_SWLVL_RD_SLICE_1__FLD LPDDR4__DENALI_PI_21__PI_SWLVL_RD_SLICE_1
+
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_1_MASK      0x00000100U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_1_SHIFT              8U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_1_WIDTH              1U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_1_WOCLR              0U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_1_WOSET              0U
+#define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_1__REG DENALI_PI_21
+#define LPDDR4__PI_SWLVL_VREF_UPDATE_SLICE_1__FLD LPDDR4__DENALI_PI_21__PI_SWLVL_VREF_UPDATE_SLICE_1
+
+#define LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_1_MASK               0x00030000U
+#define LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_1_SHIFT                      16U
+#define LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_1_WIDTH                       2U
+#define LPDDR4__PI_SW_WDQLVL_RESP_1__REG DENALI_PI_21
+#define LPDDR4__PI_SW_WDQLVL_RESP_1__FLD LPDDR4__DENALI_PI_21__PI_SW_WDQLVL_RESP_1
+
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_SM2_START_MASK                0x01000000U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_SM2_START_SHIFT                       24U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_SM2_START_WIDTH                        1U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_SM2_START_WOCLR                        0U
+#define LPDDR4__DENALI_PI_21__PI_SWLVL_SM2_START_WOSET                        0U
+#define LPDDR4__PI_SWLVL_SM2_START__REG DENALI_PI_21
+#define LPDDR4__PI_SWLVL_SM2_START__FLD LPDDR4__DENALI_PI_21__PI_SWLVL_SM2_START
+
+#define LPDDR4__DENALI_PI_22_READ_MASK                               0x01000000U
+#define LPDDR4__DENALI_PI_22_WRITE_MASK                              0x01000000U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_WR_MASK                   0x00000001U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_WR_SHIFT                           0U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_WR_WIDTH                           1U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_WR_WOCLR                           0U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_WR_WOSET                           0U
+#define LPDDR4__PI_SWLVL_SM2_WR__REG DENALI_PI_22
+#define LPDDR4__PI_SWLVL_SM2_WR__FLD LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_WR
+
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_RD_MASK                   0x00000100U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_RD_SHIFT                           8U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_RD_WIDTH                           1U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_RD_WOCLR                           0U
+#define LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_RD_WOSET                           0U
+#define LPDDR4__PI_SWLVL_SM2_RD__REG DENALI_PI_22
+#define LPDDR4__PI_SWLVL_SM2_RD__FLD LPDDR4__DENALI_PI_22__PI_SWLVL_SM2_RD
+
+#define LPDDR4__DENALI_PI_22__PI_SEQUENTIAL_LVL_REQ_MASK             0x00010000U
+#define LPDDR4__DENALI_PI_22__PI_SEQUENTIAL_LVL_REQ_SHIFT                    16U
+#define LPDDR4__DENALI_PI_22__PI_SEQUENTIAL_LVL_REQ_WIDTH                     1U
+#define LPDDR4__DENALI_PI_22__PI_SEQUENTIAL_LVL_REQ_WOCLR                     0U
+#define LPDDR4__DENALI_PI_22__PI_SEQUENTIAL_LVL_REQ_WOSET                     0U
+#define LPDDR4__PI_SEQUENTIAL_LVL_REQ__REG DENALI_PI_22
+#define LPDDR4__PI_SEQUENTIAL_LVL_REQ__FLD LPDDR4__DENALI_PI_22__PI_SEQUENTIAL_LVL_REQ
+
+#define LPDDR4__DENALI_PI_22__PI_DFS_PERIOD_EN_MASK                  0x01000000U
+#define LPDDR4__DENALI_PI_22__PI_DFS_PERIOD_EN_SHIFT                         24U
+#define LPDDR4__DENALI_PI_22__PI_DFS_PERIOD_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_22__PI_DFS_PERIOD_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_22__PI_DFS_PERIOD_EN_WOSET                          0U
+#define LPDDR4__PI_DFS_PERIOD_EN__REG DENALI_PI_22
+#define LPDDR4__PI_DFS_PERIOD_EN__FLD LPDDR4__DENALI_PI_22__PI_DFS_PERIOD_EN
+
+#define LPDDR4__DENALI_PI_23_READ_MASK                               0x00010101U
+#define LPDDR4__DENALI_PI_23_WRITE_MASK                              0x00010101U
+#define LPDDR4__DENALI_PI_23__PI_SRE_PERIOD_EN_MASK                  0x00000001U
+#define LPDDR4__DENALI_PI_23__PI_SRE_PERIOD_EN_SHIFT                          0U
+#define LPDDR4__DENALI_PI_23__PI_SRE_PERIOD_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_23__PI_SRE_PERIOD_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_23__PI_SRE_PERIOD_EN_WOSET                          0U
+#define LPDDR4__PI_SRE_PERIOD_EN__REG DENALI_PI_23
+#define LPDDR4__PI_SRE_PERIOD_EN__FLD LPDDR4__DENALI_PI_23__PI_SRE_PERIOD_EN
+
+#define LPDDR4__DENALI_PI_23__PI_MPD_PERIOD_EN_MASK                  0x00000100U
+#define LPDDR4__DENALI_PI_23__PI_MPD_PERIOD_EN_SHIFT                          8U
+#define LPDDR4__DENALI_PI_23__PI_MPD_PERIOD_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_23__PI_MPD_PERIOD_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_23__PI_MPD_PERIOD_EN_WOSET                          0U
+#define LPDDR4__PI_MPD_PERIOD_EN__REG DENALI_PI_23
+#define LPDDR4__PI_MPD_PERIOD_EN__FLD LPDDR4__DENALI_PI_23__PI_MPD_PERIOD_EN
+
+#define LPDDR4__DENALI_PI_23__PI_DFI40_POLARITY_MASK                 0x00010000U
+#define LPDDR4__DENALI_PI_23__PI_DFI40_POLARITY_SHIFT                        16U
+#define LPDDR4__DENALI_PI_23__PI_DFI40_POLARITY_WIDTH                         1U
+#define LPDDR4__DENALI_PI_23__PI_DFI40_POLARITY_WOCLR                         0U
+#define LPDDR4__DENALI_PI_23__PI_DFI40_POLARITY_WOSET                         0U
+#define LPDDR4__PI_DFI40_POLARITY__REG DENALI_PI_23
+#define LPDDR4__PI_DFI40_POLARITY__FLD LPDDR4__DENALI_PI_23__PI_DFI40_POLARITY
+
+#define LPDDR4__DENALI_PI_23__PI_WRLVL_REQ_MASK                      0x01000000U
+#define LPDDR4__DENALI_PI_23__PI_WRLVL_REQ_SHIFT                             24U
+#define LPDDR4__DENALI_PI_23__PI_WRLVL_REQ_WIDTH                              1U
+#define LPDDR4__DENALI_PI_23__PI_WRLVL_REQ_WOCLR                              0U
+#define LPDDR4__DENALI_PI_23__PI_WRLVL_REQ_WOSET                              0U
+#define LPDDR4__PI_WRLVL_REQ__REG DENALI_PI_23
+#define LPDDR4__PI_WRLVL_REQ__FLD LPDDR4__DENALI_PI_23__PI_WRLVL_REQ
+
+#define LPDDR4__DENALI_PI_24_READ_MASK                               0x3F3F0103U
+#define LPDDR4__DENALI_PI_24_WRITE_MASK                              0x3F3F0103U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_SW_MASK                    0x00000003U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_SW_SHIFT                            0U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_SW_WIDTH                            2U
+#define LPDDR4__PI_WRLVL_CS_SW__REG DENALI_PI_24
+#define LPDDR4__PI_WRLVL_CS_SW__FLD LPDDR4__DENALI_PI_24__PI_WRLVL_CS_SW
+
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_MASK                       0x00000100U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_SHIFT                               8U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_WIDTH                               1U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_WOCLR                               0U
+#define LPDDR4__DENALI_PI_24__PI_WRLVL_CS_WOSET                               0U
+#define LPDDR4__PI_WRLVL_CS__REG DENALI_PI_24
+#define LPDDR4__PI_WRLVL_CS__FLD LPDDR4__DENALI_PI_24__PI_WRLVL_CS
+
+#define LPDDR4__DENALI_PI_24__PI_WLDQSEN_MASK                        0x003F0000U
+#define LPDDR4__DENALI_PI_24__PI_WLDQSEN_SHIFT                               16U
+#define LPDDR4__DENALI_PI_24__PI_WLDQSEN_WIDTH                                6U
+#define LPDDR4__PI_WLDQSEN__REG DENALI_PI_24
+#define LPDDR4__PI_WLDQSEN__FLD LPDDR4__DENALI_PI_24__PI_WLDQSEN
+
+#define LPDDR4__DENALI_PI_24__PI_WLMRD_MASK                          0x3F000000U
+#define LPDDR4__DENALI_PI_24__PI_WLMRD_SHIFT                                 24U
+#define LPDDR4__DENALI_PI_24__PI_WLMRD_WIDTH                                  6U
+#define LPDDR4__PI_WLMRD__REG DENALI_PI_24
+#define LPDDR4__PI_WLMRD__FLD LPDDR4__DENALI_PI_24__PI_WLMRD
+
+#define LPDDR4__DENALI_PI_25_READ_MASK                               0x0101FFFFU
+#define LPDDR4__DENALI_PI_25_WRITE_MASK                              0x0101FFFFU
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_INTERVAL_MASK                 0x0000FFFFU
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_INTERVAL_SHIFT                         0U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_INTERVAL_WIDTH                        16U
+#define LPDDR4__PI_WRLVL_INTERVAL__REG DENALI_PI_25
+#define LPDDR4__PI_WRLVL_INTERVAL__FLD LPDDR4__DENALI_PI_25__PI_WRLVL_INTERVAL
+
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_ON_SREF_EXIT_MASK             0x00010000U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_ON_SREF_EXIT_SHIFT                    16U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_ON_SREF_EXIT_WIDTH                     1U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_ON_SREF_EXIT_WOCLR                     0U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_ON_SREF_EXIT_WOSET                     0U
+#define LPDDR4__PI_WRLVL_ON_SREF_EXIT__REG DENALI_PI_25
+#define LPDDR4__PI_WRLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_25__PI_WRLVL_ON_SREF_EXIT
+
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_DISABLE_DFS_MASK              0x01000000U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_DISABLE_DFS_SHIFT                     24U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_DISABLE_DFS_WIDTH                      1U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_DISABLE_DFS_WOCLR                      0U
+#define LPDDR4__DENALI_PI_25__PI_WRLVL_DISABLE_DFS_WOSET                      0U
+#define LPDDR4__PI_WRLVL_DISABLE_DFS__REG DENALI_PI_25
+#define LPDDR4__PI_WRLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_25__PI_WRLVL_DISABLE_DFS
+
+#define LPDDR4__DENALI_PI_26_READ_MASK                               0x01030103U
+#define LPDDR4__DENALI_PI_26_WRITE_MASK                              0x01030103U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_RESP_MASK_MASK                0x00000003U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_RESP_MASK_SHIFT                        0U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_RESP_MASK_WIDTH                        2U
+#define LPDDR4__PI_WRLVL_RESP_MASK__REG DENALI_PI_26
+#define LPDDR4__PI_WRLVL_RESP_MASK__FLD LPDDR4__DENALI_PI_26__PI_WRLVL_RESP_MASK
+
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ROTATE_MASK                   0x00000100U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ROTATE_SHIFT                           8U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ROTATE_WIDTH                           1U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ROTATE_WOCLR                           0U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ROTATE_WOSET                           0U
+#define LPDDR4__PI_WRLVL_ROTATE__REG DENALI_PI_26
+#define LPDDR4__PI_WRLVL_ROTATE__FLD LPDDR4__DENALI_PI_26__PI_WRLVL_ROTATE
+
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_CS_MAP_MASK                   0x00030000U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_CS_MAP_SHIFT                          16U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_CS_MAP_WIDTH                           2U
+#define LPDDR4__PI_WRLVL_CS_MAP__REG DENALI_PI_26
+#define LPDDR4__PI_WRLVL_CS_MAP__FLD LPDDR4__DENALI_PI_26__PI_WRLVL_CS_MAP
+
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ON_MPD_EXIT_MASK              0x01000000U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ON_MPD_EXIT_SHIFT                     24U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ON_MPD_EXIT_WIDTH                      1U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ON_MPD_EXIT_WOCLR                      0U
+#define LPDDR4__DENALI_PI_26__PI_WRLVL_ON_MPD_EXIT_WOSET                      0U
+#define LPDDR4__PI_WRLVL_ON_MPD_EXIT__REG DENALI_PI_26
+#define LPDDR4__PI_WRLVL_ON_MPD_EXIT__FLD LPDDR4__DENALI_PI_26__PI_WRLVL_ON_MPD_EXIT
+
+#define LPDDR4__DENALI_PI_27_READ_MASK                               0x0000FF01U
+#define LPDDR4__DENALI_PI_27_WRITE_MASK                              0x0000FF01U
+#define LPDDR4__DENALI_PI_27__PI_WRLVL_ERROR_STATUS_MASK             0x00000001U
+#define LPDDR4__DENALI_PI_27__PI_WRLVL_ERROR_STATUS_SHIFT                     0U
+#define LPDDR4__DENALI_PI_27__PI_WRLVL_ERROR_STATUS_WIDTH                     1U
+#define LPDDR4__DENALI_PI_27__PI_WRLVL_ERROR_STATUS_WOCLR                     0U
+#define LPDDR4__DENALI_PI_27__PI_WRLVL_ERROR_STATUS_WOSET                     0U
+#define LPDDR4__PI_WRLVL_ERROR_STATUS__REG DENALI_PI_27
+#define LPDDR4__PI_WRLVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_27__PI_WRLVL_ERROR_STATUS
+
+#define LPDDR4__DENALI_PI_27__PI_TDFI_WRLVL_EN_MASK                  0x0000FF00U
+#define LPDDR4__DENALI_PI_27__PI_TDFI_WRLVL_EN_SHIFT                          8U
+#define LPDDR4__DENALI_PI_27__PI_TDFI_WRLVL_EN_WIDTH                          8U
+#define LPDDR4__PI_TDFI_WRLVL_EN__REG DENALI_PI_27
+#define LPDDR4__PI_TDFI_WRLVL_EN__FLD LPDDR4__DENALI_PI_27__PI_TDFI_WRLVL_EN
+
+#define LPDDR4__DENALI_PI_28_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_28_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_28__PI_TDFI_WRLVL_RESP_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_28__PI_TDFI_WRLVL_RESP_SHIFT                        0U
+#define LPDDR4__DENALI_PI_28__PI_TDFI_WRLVL_RESP_WIDTH                       32U
+#define LPDDR4__PI_TDFI_WRLVL_RESP__REG DENALI_PI_28
+#define LPDDR4__PI_TDFI_WRLVL_RESP__FLD LPDDR4__DENALI_PI_28__PI_TDFI_WRLVL_RESP
+
+#define LPDDR4__DENALI_PI_29_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_29_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_29__PI_TDFI_WRLVL_MAX_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_29__PI_TDFI_WRLVL_MAX_SHIFT                         0U
+#define LPDDR4__DENALI_PI_29__PI_TDFI_WRLVL_MAX_WIDTH                        32U
+#define LPDDR4__PI_TDFI_WRLVL_MAX__REG DENALI_PI_29
+#define LPDDR4__PI_TDFI_WRLVL_MAX__FLD LPDDR4__DENALI_PI_29__PI_TDFI_WRLVL_MAX
+
+#define LPDDR4__DENALI_PI_30_READ_MASK                               0x030F0F1FU
+#define LPDDR4__DENALI_PI_30_WRITE_MASK                              0x030F0F1FU
+#define LPDDR4__DENALI_PI_30__PI_WRLVL_STROBE_NUM_MASK               0x0000001FU
+#define LPDDR4__DENALI_PI_30__PI_WRLVL_STROBE_NUM_SHIFT                       0U
+#define LPDDR4__DENALI_PI_30__PI_WRLVL_STROBE_NUM_WIDTH                       5U
+#define LPDDR4__PI_WRLVL_STROBE_NUM__REG DENALI_PI_30
+#define LPDDR4__PI_WRLVL_STROBE_NUM__FLD LPDDR4__DENALI_PI_30__PI_WRLVL_STROBE_NUM
+
+#define LPDDR4__DENALI_PI_30__PI_TODTH_WR_MASK                       0x00000F00U
+#define LPDDR4__DENALI_PI_30__PI_TODTH_WR_SHIFT                               8U
+#define LPDDR4__DENALI_PI_30__PI_TODTH_WR_WIDTH                               4U
+#define LPDDR4__PI_TODTH_WR__REG DENALI_PI_30
+#define LPDDR4__PI_TODTH_WR__FLD LPDDR4__DENALI_PI_30__PI_TODTH_WR
+
+#define LPDDR4__DENALI_PI_30__PI_TODTH_RD_MASK                       0x000F0000U
+#define LPDDR4__DENALI_PI_30__PI_TODTH_RD_SHIFT                              16U
+#define LPDDR4__DENALI_PI_30__PI_TODTH_RD_WIDTH                               4U
+#define LPDDR4__PI_TODTH_RD__REG DENALI_PI_30
+#define LPDDR4__PI_TODTH_RD__FLD LPDDR4__DENALI_PI_30__PI_TODTH_RD
+
+#define LPDDR4__DENALI_PI_30__PI_ODT_VALUE_MASK                      0x03000000U
+#define LPDDR4__DENALI_PI_30__PI_ODT_VALUE_SHIFT                             24U
+#define LPDDR4__DENALI_PI_30__PI_ODT_VALUE_WIDTH                              2U
+#define LPDDR4__PI_ODT_VALUE__REG DENALI_PI_30
+#define LPDDR4__PI_ODT_VALUE__FLD LPDDR4__DENALI_PI_30__PI_ODT_VALUE
+
+#define LPDDR4__DENALI_PI_31_READ_MASK                               0x00000003U
+#define LPDDR4__DENALI_PI_31_WRITE_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_31__PI_ADDRESS_MIRRORING_MASK              0x00000003U
+#define LPDDR4__DENALI_PI_31__PI_ADDRESS_MIRRORING_SHIFT                      0U
+#define LPDDR4__DENALI_PI_31__PI_ADDRESS_MIRRORING_WIDTH                      2U
+#define LPDDR4__PI_ADDRESS_MIRRORING__REG DENALI_PI_31
+#define LPDDR4__PI_ADDRESS_MIRRORING__FLD LPDDR4__DENALI_PI_31__PI_ADDRESS_MIRRORING
+
+#define LPDDR4__DENALI_PI_32_READ_MASK                               0x03FFFFFFU
+#define LPDDR4__DENALI_PI_32_WRITE_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_PI_32__PI_CA_PARITY_ERROR_INJECT_MASK         0x03FFFFFFU
+#define LPDDR4__DENALI_PI_32__PI_CA_PARITY_ERROR_INJECT_SHIFT                 0U
+#define LPDDR4__DENALI_PI_32__PI_CA_PARITY_ERROR_INJECT_WIDTH                26U
+#define LPDDR4__PI_CA_PARITY_ERROR_INJECT__REG DENALI_PI_32
+#define LPDDR4__PI_CA_PARITY_ERROR_INJECT__FLD LPDDR4__DENALI_PI_32__PI_CA_PARITY_ERROR_INJECT
+
+#define LPDDR4__DENALI_PI_33_READ_MASK                               0x00000F07U
+#define LPDDR4__DENALI_PI_33_WRITE_MASK                              0x00000F07U
+#define LPDDR4__DENALI_PI_33__PI_RESERVED3_MASK                      0x00000007U
+#define LPDDR4__DENALI_PI_33__PI_RESERVED3_SHIFT                              0U
+#define LPDDR4__DENALI_PI_33__PI_RESERVED3_WIDTH                              3U
+#define LPDDR4__PI_RESERVED3__REG DENALI_PI_33
+#define LPDDR4__PI_RESERVED3__FLD LPDDR4__DENALI_PI_33__PI_RESERVED3
+
+#define LPDDR4__DENALI_PI_33__PI_RESERVED4_MASK                      0x00000F00U
+#define LPDDR4__DENALI_PI_33__PI_RESERVED4_SHIFT                              8U
+#define LPDDR4__DENALI_PI_33__PI_RESERVED4_WIDTH                              4U
+#define LPDDR4__PI_RESERVED4__REG DENALI_PI_33
+#define LPDDR4__PI_RESERVED4__FLD LPDDR4__DENALI_PI_33__PI_RESERVED4
+
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_REQ_MASK                      0x00010000U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_REQ_SHIFT                             16U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_REQ_WIDTH                              1U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_REQ_WOCLR                              0U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_REQ_WOSET                              0U
+#define LPDDR4__PI_RDLVL_REQ__REG DENALI_PI_33
+#define LPDDR4__PI_RDLVL_REQ__FLD LPDDR4__DENALI_PI_33__PI_RDLVL_REQ
+
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_GATE_REQ_MASK                 0x01000000U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_GATE_REQ_SHIFT                        24U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_GATE_REQ_WIDTH                         1U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_GATE_REQ_WOCLR                         0U
+#define LPDDR4__DENALI_PI_33__PI_RDLVL_GATE_REQ_WOSET                         0U
+#define LPDDR4__PI_RDLVL_GATE_REQ__REG DENALI_PI_33
+#define LPDDR4__PI_RDLVL_GATE_REQ__FLD LPDDR4__DENALI_PI_33__PI_RDLVL_GATE_REQ
+
+#define LPDDR4__DENALI_PI_34_READ_MASK                               0x00000103U
+#define LPDDR4__DENALI_PI_34_WRITE_MASK                              0x00000103U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_SW_MASK                    0x00000003U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_SW_SHIFT                            0U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_SW_WIDTH                            2U
+#define LPDDR4__PI_RDLVL_CS_SW__REG DENALI_PI_34
+#define LPDDR4__PI_RDLVL_CS_SW__FLD LPDDR4__DENALI_PI_34__PI_RDLVL_CS_SW
+
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_MASK                       0x00000100U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_SHIFT                               8U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_WIDTH                               1U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_WOCLR                               0U
+#define LPDDR4__DENALI_PI_34__PI_RDLVL_CS_WOSET                               0U
+#define LPDDR4__PI_RDLVL_CS__REG DENALI_PI_34
+#define LPDDR4__PI_RDLVL_CS__FLD LPDDR4__DENALI_PI_34__PI_RDLVL_CS
+
+#define LPDDR4__DENALI_PI_35_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_35_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0_SHIFT                            0U
+#define LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_0__REG DENALI_PI_35
+#define LPDDR4__PI_RDLVL_PAT_0__FLD LPDDR4__DENALI_PI_35__PI_RDLVL_PAT_0
+
+#define LPDDR4__DENALI_PI_36_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_36_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1_SHIFT                            0U
+#define LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_1__REG DENALI_PI_36
+#define LPDDR4__PI_RDLVL_PAT_1__FLD LPDDR4__DENALI_PI_36__PI_RDLVL_PAT_1
+
+#define LPDDR4__DENALI_PI_37_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_37_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2_SHIFT                            0U
+#define LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_2__REG DENALI_PI_37
+#define LPDDR4__PI_RDLVL_PAT_2__FLD LPDDR4__DENALI_PI_37__PI_RDLVL_PAT_2
+
+#define LPDDR4__DENALI_PI_38_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_38_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3_SHIFT                            0U
+#define LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_3__REG DENALI_PI_38
+#define LPDDR4__PI_RDLVL_PAT_3__FLD LPDDR4__DENALI_PI_38__PI_RDLVL_PAT_3
+
+#define LPDDR4__DENALI_PI_39_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_39_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4_SHIFT                            0U
+#define LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_4__REG DENALI_PI_39
+#define LPDDR4__PI_RDLVL_PAT_4__FLD LPDDR4__DENALI_PI_39__PI_RDLVL_PAT_4
+
+#define LPDDR4__DENALI_PI_40_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_40_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5_SHIFT                            0U
+#define LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_5__REG DENALI_PI_40
+#define LPDDR4__PI_RDLVL_PAT_5__FLD LPDDR4__DENALI_PI_40__PI_RDLVL_PAT_5
+
+#define LPDDR4__DENALI_PI_41_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_41_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6_SHIFT                            0U
+#define LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_6__REG DENALI_PI_41
+#define LPDDR4__PI_RDLVL_PAT_6__FLD LPDDR4__DENALI_PI_41__PI_RDLVL_PAT_6
+
+#define LPDDR4__DENALI_PI_42_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_42_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7_SHIFT                            0U
+#define LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7_WIDTH                           32U
+#define LPDDR4__PI_RDLVL_PAT_7__REG DENALI_PI_42
+#define LPDDR4__PI_RDLVL_PAT_7__FLD LPDDR4__DENALI_PI_42__PI_RDLVL_PAT_7
+
+#define LPDDR4__DENALI_PI_43_READ_MASK                               0x0101010FU
+#define LPDDR4__DENALI_PI_43_WRITE_MASK                              0x0101010FU
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN_MASK                   0x0000000FU
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN_SHIFT                           0U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN_WIDTH                           4U
+#define LPDDR4__PI_RDLVL_SEQ_EN__REG DENALI_PI_43
+#define LPDDR4__PI_RDLVL_SEQ_EN__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_SEQ_EN
+
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_MASK             0x00000100U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_SHIFT                     8U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_WIDTH                     1U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_WOCLR                     0U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT_WOSET                     0U
+#define LPDDR4__PI_RDLVL_ON_SREF_EXIT__REG DENALI_PI_43
+#define LPDDR4__PI_RDLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_ON_SREF_EXIT
+
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_MASK              0x00010000U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_SHIFT                     16U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_WIDTH                      1U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_WOCLR                      0U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS_WOSET                      0U
+#define LPDDR4__PI_RDLVL_DISABLE_DFS__REG DENALI_PI_43
+#define LPDDR4__PI_RDLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_DISABLE_DFS
+
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_GATE_ON_SREF_EXIT_MASK        0x01000000U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_GATE_ON_SREF_EXIT_SHIFT               24U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_GATE_ON_SREF_EXIT_WIDTH                1U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_GATE_ON_SREF_EXIT_WOCLR                0U
+#define LPDDR4__DENALI_PI_43__PI_RDLVL_GATE_ON_SREF_EXIT_WOSET                0U
+#define LPDDR4__PI_RDLVL_GATE_ON_SREF_EXIT__REG DENALI_PI_43
+#define LPDDR4__PI_RDLVL_GATE_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_43__PI_RDLVL_GATE_ON_SREF_EXIT
+
+#define LPDDR4__DENALI_PI_44_READ_MASK                               0x01010101U
+#define LPDDR4__DENALI_PI_44_WRITE_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_MASK         0x00000001U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_SHIFT                 0U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_WIDTH                 1U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_WOCLR                 0U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS_WOSET                 0U
+#define LPDDR4__PI_RDLVL_GATE_DISABLE_DFS__REG DENALI_PI_44
+#define LPDDR4__PI_RDLVL_GATE_DISABLE_DFS__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_DISABLE_DFS
+
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ON_MPD_EXIT_MASK              0x00000100U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ON_MPD_EXIT_SHIFT                      8U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ON_MPD_EXIT_WIDTH                      1U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ON_MPD_EXIT_WOCLR                      0U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ON_MPD_EXIT_WOSET                      0U
+#define LPDDR4__PI_RDLVL_ON_MPD_EXIT__REG DENALI_PI_44
+#define LPDDR4__PI_RDLVL_ON_MPD_EXIT__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_ON_MPD_EXIT
+
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_MPD_EXIT_MASK         0x00010000U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_MPD_EXIT_SHIFT                16U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_MPD_EXIT_WIDTH                 1U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_MPD_EXIT_WOCLR                 0U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_MPD_EXIT_WOSET                 0U
+#define LPDDR4__PI_RDLVL_GATE_ON_MPD_EXIT__REG DENALI_PI_44
+#define LPDDR4__PI_RDLVL_GATE_ON_MPD_EXIT__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_GATE_ON_MPD_EXIT
+
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_MASK                   0x01000000U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_SHIFT                          24U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_WIDTH                           1U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_WOCLR                           0U
+#define LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE_WOSET                           0U
+#define LPDDR4__PI_RDLVL_ROTATE__REG DENALI_PI_44
+#define LPDDR4__PI_RDLVL_ROTATE__FLD LPDDR4__DENALI_PI_44__PI_RDLVL_ROTATE
+
+#define LPDDR4__DENALI_PI_45_READ_MASK                               0x00030301U
+#define LPDDR4__DENALI_PI_45_WRITE_MASK                              0x00030301U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_MASK              0x00000001U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_SHIFT                      0U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_WIDTH                      1U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_WOCLR                      0U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE_WOSET                      0U
+#define LPDDR4__PI_RDLVL_GATE_ROTATE__REG DENALI_PI_45
+#define LPDDR4__PI_RDLVL_GATE_ROTATE__FLD LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_ROTATE
+
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP_MASK                   0x00000300U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP_SHIFT                           8U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP_WIDTH                           2U
+#define LPDDR4__PI_RDLVL_CS_MAP__REG DENALI_PI_45
+#define LPDDR4__PI_RDLVL_CS_MAP__FLD LPDDR4__DENALI_PI_45__PI_RDLVL_CS_MAP
+
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP_MASK              0x00030000U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP_SHIFT                     16U
+#define LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_GATE_CS_MAP__REG DENALI_PI_45
+#define LPDDR4__PI_RDLVL_GATE_CS_MAP__FLD LPDDR4__DENALI_PI_45__PI_RDLVL_GATE_CS_MAP
+
+#define LPDDR4__DENALI_PI_46_READ_MASK                               0x000003FFU
+#define LPDDR4__DENALI_PI_46_WRITE_MASK                              0x000003FFU
+#define LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR_MASK                  0x000003FFU
+#define LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR_SHIFT                          0U
+#define LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR_WIDTH                         10U
+#define LPDDR4__PI_TDFI_RDLVL_RR__REG DENALI_PI_46
+#define LPDDR4__PI_TDFI_RDLVL_RR__FLD LPDDR4__DENALI_PI_46__PI_TDFI_RDLVL_RR
+
+#define LPDDR4__DENALI_PI_47_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_47_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP_SHIFT                        0U
+#define LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP_WIDTH                       32U
+#define LPDDR4__PI_TDFI_RDLVL_RESP__REG DENALI_PI_47
+#define LPDDR4__PI_TDFI_RDLVL_RESP__FLD LPDDR4__DENALI_PI_47__PI_TDFI_RDLVL_RESP
+
+#define LPDDR4__DENALI_PI_48_READ_MASK                               0x0000FF03U
+#define LPDDR4__DENALI_PI_48_WRITE_MASK                              0x0000FF03U
+#define LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK_MASK                0x00000003U
+#define LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK_SHIFT                        0U
+#define LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK_WIDTH                        2U
+#define LPDDR4__PI_RDLVL_RESP_MASK__REG DENALI_PI_48
+#define LPDDR4__PI_RDLVL_RESP_MASK__FLD LPDDR4__DENALI_PI_48__PI_RDLVL_RESP_MASK
+
+#define LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN_MASK                  0x0000FF00U
+#define LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN_SHIFT                          8U
+#define LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN_WIDTH                          8U
+#define LPDDR4__PI_TDFI_RDLVL_EN__REG DENALI_PI_48
+#define LPDDR4__PI_TDFI_RDLVL_EN__FLD LPDDR4__DENALI_PI_48__PI_TDFI_RDLVL_EN
+
+#define LPDDR4__DENALI_PI_49_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_49_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX_SHIFT                         0U
+#define LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX_WIDTH                        32U
+#define LPDDR4__PI_TDFI_RDLVL_MAX__REG DENALI_PI_49
+#define LPDDR4__PI_TDFI_RDLVL_MAX__FLD LPDDR4__DENALI_PI_49__PI_TDFI_RDLVL_MAX
+
+#define LPDDR4__DENALI_PI_50_READ_MASK                               0x00FFFF01U
+#define LPDDR4__DENALI_PI_50_WRITE_MASK                              0x00FFFF01U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_MASK             0x00000001U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_SHIFT                     0U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_WIDTH                     1U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_WOCLR                     0U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS_WOSET                     0U
+#define LPDDR4__PI_RDLVL_ERROR_STATUS__REG DENALI_PI_50
+#define LPDDR4__PI_RDLVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_50__PI_RDLVL_ERROR_STATUS
+
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL_MASK                 0x00FFFF00U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL_SHIFT                         8U
+#define LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL_WIDTH                        16U
+#define LPDDR4__PI_RDLVL_INTERVAL__REG DENALI_PI_50
+#define LPDDR4__PI_RDLVL_INTERVAL__FLD LPDDR4__DENALI_PI_50__PI_RDLVL_INTERVAL
+
+#define LPDDR4__DENALI_PI_51_READ_MASK                               0x0F0FFFFFU
+#define LPDDR4__DENALI_PI_51_WRITE_MASK                              0x0F0FFFFFU
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL_MASK            0x0000FFFFU
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL_SHIFT                    0U
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL_WIDTH                   16U
+#define LPDDR4__PI_RDLVL_GATE_INTERVAL__REG DENALI_PI_51
+#define LPDDR4__PI_RDLVL_GATE_INTERVAL__FLD LPDDR4__DENALI_PI_51__PI_RDLVL_GATE_INTERVAL
+
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START_MASK            0x000F0000U
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START_SHIFT                   16U
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START_WIDTH                    4U
+#define LPDDR4__PI_RDLVL_PATTERN_START__REG DENALI_PI_51
+#define LPDDR4__PI_RDLVL_PATTERN_START__FLD LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_START
+
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM_MASK              0x0F000000U
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM_SHIFT                     24U
+#define LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM_WIDTH                      4U
+#define LPDDR4__PI_RDLVL_PATTERN_NUM__REG DENALI_PI_51
+#define LPDDR4__PI_RDLVL_PATTERN_NUM__FLD LPDDR4__DENALI_PI_51__PI_RDLVL_PATTERN_NUM
+
+#define LPDDR4__DENALI_PI_52_READ_MASK                               0x01011F1FU
+#define LPDDR4__DENALI_PI_52_WRITE_MASK                              0x01011F1FU
+#define LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM_MASK               0x0000001FU
+#define LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM_SHIFT                       0U
+#define LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM_WIDTH                       5U
+#define LPDDR4__PI_RDLVL_STROBE_NUM__REG DENALI_PI_52
+#define LPDDR4__PI_RDLVL_STROBE_NUM__FLD LPDDR4__DENALI_PI_52__PI_RDLVL_STROBE_NUM
+
+#define LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM_MASK          0x00001F00U
+#define LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM_SHIFT                  8U
+#define LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM_WIDTH                  5U
+#define LPDDR4__PI_RDLVL_GATE_STROBE_NUM__REG DENALI_PI_52
+#define LPDDR4__PI_RDLVL_GATE_STROBE_NUM__FLD LPDDR4__DENALI_PI_52__PI_RDLVL_GATE_STROBE_NUM
+
+#define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_MASK        0x00010000U
+#define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_SHIFT               16U
+#define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_WIDTH                1U
+#define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_WOCLR                0U
+#define LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN_WOSET                0U
+#define LPDDR4__PI_RD_PREAMBLE_TRAINING_EN__REG DENALI_PI_52
+#define LPDDR4__PI_RD_PREAMBLE_TRAINING_EN__FLD LPDDR4__DENALI_PI_52__PI_RD_PREAMBLE_TRAINING_EN
+
+#define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_MASK                0x01000000U
+#define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_SHIFT                       24U
+#define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_WIDTH                        1U
+#define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_WOCLR                        0U
+#define LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE_WOSET                        0U
+#define LPDDR4__PI_REG_DIMM_ENABLE__REG DENALI_PI_52
+#define LPDDR4__PI_REG_DIMM_ENABLE__FLD LPDDR4__DENALI_PI_52__PI_REG_DIMM_ENABLE
+
+#define LPDDR4__DENALI_PI_53_READ_MASK                               0x0300FFFFU
+#define LPDDR4__DENALI_PI_53_WRITE_MASK                              0x0300FFFFU
+#define LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN_MASK                 0x000000FFU
+#define LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN_SHIFT                         0U
+#define LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN_WIDTH                         8U
+#define LPDDR4__PI_TDFI_RDDATA_EN__REG DENALI_PI_53
+#define LPDDR4__PI_TDFI_RDDATA_EN__FLD LPDDR4__DENALI_PI_53__PI_TDFI_RDDATA_EN
+
+#define LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT_MASK                 0x0000FF00U
+#define LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT_SHIFT                         8U
+#define LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT_WIDTH                         8U
+#define LPDDR4__PI_TDFI_PHY_WRLAT__REG DENALI_PI_53
+#define LPDDR4__PI_TDFI_PHY_WRLAT__FLD LPDDR4__DENALI_PI_53__PI_TDFI_PHY_WRLAT
+
+#define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_MASK                      0x00010000U
+#define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_SHIFT                             16U
+#define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_WIDTH                              1U
+#define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_WOCLR                              0U
+#define LPDDR4__DENALI_PI_53__PI_CALVL_REQ_WOSET                              0U
+#define LPDDR4__PI_CALVL_REQ__REG DENALI_PI_53
+#define LPDDR4__PI_CALVL_REQ__FLD LPDDR4__DENALI_PI_53__PI_CALVL_REQ
+
+#define LPDDR4__DENALI_PI_53__PI_CALVL_CS_SW_MASK                    0x03000000U
+#define LPDDR4__DENALI_PI_53__PI_CALVL_CS_SW_SHIFT                           24U
+#define LPDDR4__DENALI_PI_53__PI_CALVL_CS_SW_WIDTH                            2U
+#define LPDDR4__PI_CALVL_CS_SW__REG DENALI_PI_53
+#define LPDDR4__PI_CALVL_CS_SW__FLD LPDDR4__DENALI_PI_53__PI_CALVL_CS_SW
+
+#define LPDDR4__DENALI_PI_54_READ_MASK                               0x030F0101U
+#define LPDDR4__DENALI_PI_54_WRITE_MASK                              0x030F0101U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_CS_MASK                       0x00000001U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_CS_SHIFT                               0U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_CS_WIDTH                               1U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_CS_WOCLR                               0U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_CS_WOSET                               0U
+#define LPDDR4__PI_CALVL_CS__REG DENALI_PI_54
+#define LPDDR4__PI_CALVL_CS__FLD LPDDR4__DENALI_PI_54__PI_CALVL_CS
+
+#define LPDDR4__DENALI_PI_54__PI_RESERVED5_MASK                      0x00000100U
+#define LPDDR4__DENALI_PI_54__PI_RESERVED5_SHIFT                              8U
+#define LPDDR4__DENALI_PI_54__PI_RESERVED5_WIDTH                              1U
+#define LPDDR4__DENALI_PI_54__PI_RESERVED5_WOCLR                              0U
+#define LPDDR4__DENALI_PI_54__PI_RESERVED5_WOSET                              0U
+#define LPDDR4__PI_RESERVED5__REG DENALI_PI_54
+#define LPDDR4__PI_RESERVED5__FLD LPDDR4__DENALI_PI_54__PI_RESERVED5
+
+#define LPDDR4__DENALI_PI_54__PI_RESERVED6_MASK                      0x000F0000U
+#define LPDDR4__DENALI_PI_54__PI_RESERVED6_SHIFT                             16U
+#define LPDDR4__DENALI_PI_54__PI_RESERVED6_WIDTH                              4U
+#define LPDDR4__PI_RESERVED6__REG DENALI_PI_54
+#define LPDDR4__PI_RESERVED6__FLD LPDDR4__DENALI_PI_54__PI_RESERVED6
+
+#define LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN_MASK                   0x03000000U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN_SHIFT                          24U
+#define LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN_WIDTH                           2U
+#define LPDDR4__PI_CALVL_SEQ_EN__REG DENALI_PI_54
+#define LPDDR4__PI_CALVL_SEQ_EN__FLD LPDDR4__DENALI_PI_54__PI_CALVL_SEQ_EN
+
+#define LPDDR4__DENALI_PI_55_READ_MASK                               0x01010101U
+#define LPDDR4__DENALI_PI_55_WRITE_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_PERIODIC_MASK                 0x00000001U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_PERIODIC_SHIFT                         0U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_PERIODIC_WIDTH                         1U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_PERIODIC_WOCLR                         0U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_PERIODIC_WOSET                         0U
+#define LPDDR4__PI_CALVL_PERIODIC__REG DENALI_PI_55
+#define LPDDR4__PI_CALVL_PERIODIC__FLD LPDDR4__DENALI_PI_55__PI_CALVL_PERIODIC
+
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_MASK             0x00000100U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_SHIFT                     8U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_WIDTH                     1U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_WOCLR                     0U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT_WOSET                     0U
+#define LPDDR4__PI_CALVL_ON_SREF_EXIT__REG DENALI_PI_55
+#define LPDDR4__PI_CALVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_55__PI_CALVL_ON_SREF_EXIT
+
+#define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_MASK              0x00010000U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_SHIFT                     16U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_WIDTH                      1U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_WOCLR                      0U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS_WOSET                      0U
+#define LPDDR4__PI_CALVL_DISABLE_DFS__REG DENALI_PI_55
+#define LPDDR4__PI_CALVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_55__PI_CALVL_DISABLE_DFS
+
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_MASK                   0x01000000U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_SHIFT                          24U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_WIDTH                           1U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_WOCLR                           0U
+#define LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE_WOSET                           0U
+#define LPDDR4__PI_CALVL_ROTATE__REG DENALI_PI_55
+#define LPDDR4__PI_CALVL_ROTATE__FLD LPDDR4__DENALI_PI_55__PI_CALVL_ROTATE
+
+#define LPDDR4__DENALI_PI_56_READ_MASK                               0x0000FF03U
+#define LPDDR4__DENALI_PI_56_WRITE_MASK                              0x0000FF03U
+#define LPDDR4__DENALI_PI_56__PI_CALVL_CS_MAP_MASK                   0x00000003U
+#define LPDDR4__DENALI_PI_56__PI_CALVL_CS_MAP_SHIFT                           0U
+#define LPDDR4__DENALI_PI_56__PI_CALVL_CS_MAP_WIDTH                           2U
+#define LPDDR4__PI_CALVL_CS_MAP__REG DENALI_PI_56
+#define LPDDR4__PI_CALVL_CS_MAP__FLD LPDDR4__DENALI_PI_56__PI_CALVL_CS_MAP
+
+#define LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN_MASK                  0x0000FF00U
+#define LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN_SHIFT                          8U
+#define LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN_WIDTH                          8U
+#define LPDDR4__PI_TDFI_CALVL_EN__REG DENALI_PI_56
+#define LPDDR4__PI_TDFI_CALVL_EN__FLD LPDDR4__DENALI_PI_56__PI_TDFI_CALVL_EN
+
+#define LPDDR4__DENALI_PI_57_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_57_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP_SHIFT                        0U
+#define LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP_WIDTH                       32U
+#define LPDDR4__PI_TDFI_CALVL_RESP__REG DENALI_PI_57
+#define LPDDR4__PI_TDFI_CALVL_RESP__FLD LPDDR4__DENALI_PI_57__PI_TDFI_CALVL_RESP
+
+#define LPDDR4__DENALI_PI_58_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_58_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX_MASK                 0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX_SHIFT                         0U
+#define LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX_WIDTH                        32U
+#define LPDDR4__PI_TDFI_CALVL_MAX__REG DENALI_PI_58
+#define LPDDR4__PI_TDFI_CALVL_MAX__FLD LPDDR4__DENALI_PI_58__PI_TDFI_CALVL_MAX
+
+#define LPDDR4__DENALI_PI_59_READ_MASK                               0xFFFF0301U
+#define LPDDR4__DENALI_PI_59_WRITE_MASK                              0xFFFF0301U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_MASK                0x00000001U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_SHIFT                        0U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_WIDTH                        1U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_WOCLR                        0U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK_WOSET                        0U
+#define LPDDR4__PI_CALVL_RESP_MASK__REG DENALI_PI_59
+#define LPDDR4__PI_CALVL_RESP_MASK__FLD LPDDR4__DENALI_PI_59__PI_CALVL_RESP_MASK
+
+#define LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS_MASK             0x00000300U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS_SHIFT                     8U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS_WIDTH                     2U
+#define LPDDR4__PI_CALVL_ERROR_STATUS__REG DENALI_PI_59
+#define LPDDR4__PI_CALVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_59__PI_CALVL_ERROR_STATUS
+
+#define LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL_MASK                 0xFFFF0000U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL_SHIFT                        16U
+#define LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL_WIDTH                        16U
+#define LPDDR4__PI_CALVL_INTERVAL__REG DENALI_PI_59
+#define LPDDR4__PI_CALVL_INTERVAL__FLD LPDDR4__DENALI_PI_59__PI_CALVL_INTERVAL
+
+#define LPDDR4__DENALI_PI_60_READ_MASK                               0x1F1F3F1FU
+#define LPDDR4__DENALI_PI_60_WRITE_MASK                              0x1F1F3F1FU
+#define LPDDR4__DENALI_PI_60__PI_TCACKEL_MASK                        0x0000001FU
+#define LPDDR4__DENALI_PI_60__PI_TCACKEL_SHIFT                                0U
+#define LPDDR4__DENALI_PI_60__PI_TCACKEL_WIDTH                                5U
+#define LPDDR4__PI_TCACKEL__REG DENALI_PI_60
+#define LPDDR4__PI_TCACKEL__FLD LPDDR4__DENALI_PI_60__PI_TCACKEL
+
+#define LPDDR4__DENALI_PI_60__PI_TCAMRD_MASK                         0x00003F00U
+#define LPDDR4__DENALI_PI_60__PI_TCAMRD_SHIFT                                 8U
+#define LPDDR4__DENALI_PI_60__PI_TCAMRD_WIDTH                                 6U
+#define LPDDR4__PI_TCAMRD__REG DENALI_PI_60
+#define LPDDR4__PI_TCAMRD__FLD LPDDR4__DENALI_PI_60__PI_TCAMRD
+
+#define LPDDR4__DENALI_PI_60__PI_TCACKEH_MASK                        0x001F0000U
+#define LPDDR4__DENALI_PI_60__PI_TCACKEH_SHIFT                               16U
+#define LPDDR4__DENALI_PI_60__PI_TCACKEH_WIDTH                                5U
+#define LPDDR4__PI_TCACKEH__REG DENALI_PI_60
+#define LPDDR4__PI_TCACKEH__FLD LPDDR4__DENALI_PI_60__PI_TCACKEH
+
+#define LPDDR4__DENALI_PI_60__PI_TCAEXT_MASK                         0x1F000000U
+#define LPDDR4__DENALI_PI_60__PI_TCAEXT_SHIFT                                24U
+#define LPDDR4__DENALI_PI_60__PI_TCAEXT_WIDTH                                 5U
+#define LPDDR4__PI_TCAEXT__REG DENALI_PI_60
+#define LPDDR4__PI_TCAEXT__FLD LPDDR4__DENALI_PI_60__PI_TCAEXT
+
+#define LPDDR4__DENALI_PI_61_READ_MASK                               0xFF0F0F01U
+#define LPDDR4__DENALI_PI_61_WRITE_MASK                              0xFF0F0F01U
+#define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_MASK               0x00000001U
+#define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_SHIFT                       0U
+#define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_WIDTH                       1U
+#define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_WOCLR                       0U
+#define LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN_WOSET                       0U
+#define LPDDR4__PI_CA_TRAIN_VREF_EN__REG DENALI_PI_61
+#define LPDDR4__PI_CA_TRAIN_VREF_EN__FLD LPDDR4__DENALI_PI_61__PI_CA_TRAIN_VREF_EN
+
+#define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE_MASK    0x00000F00U
+#define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE_SHIFT            8U
+#define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE_WIDTH            4U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STEPSIZE__REG DENALI_PI_61
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STEPSIZE__FLD LPDDR4__DENALI_PI_61__PI_CALVL_VREF_INITIAL_STEPSIZE
+
+#define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE_MASK     0x000F0000U
+#define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE_SHIFT            16U
+#define LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE_WIDTH             4U
+#define LPDDR4__PI_CALVL_VREF_NORMAL_STEPSIZE__REG DENALI_PI_61
+#define LPDDR4__PI_CALVL_VREF_NORMAL_STEPSIZE__FLD LPDDR4__DENALI_PI_61__PI_CALVL_VREF_NORMAL_STEPSIZE
+
+#define LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN_MASK            0xFF000000U
+#define LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN_SHIFT                   24U
+#define LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN_WIDTH                    8U
+#define LPDDR4__PI_TDFI_INIT_START_MIN__REG DENALI_PI_61
+#define LPDDR4__PI_TDFI_INIT_START_MIN__FLD LPDDR4__DENALI_PI_61__PI_TDFI_INIT_START_MIN
+
+#define LPDDR4__DENALI_PI_62_READ_MASK                               0x017F1FFFU
+#define LPDDR4__DENALI_PI_62_WRITE_MASK                              0x017F1FFFU
+#define LPDDR4__DENALI_PI_62__PI_TCKCKEH_MASK                        0x000000FFU
+#define LPDDR4__DENALI_PI_62__PI_TCKCKEH_SHIFT                                0U
+#define LPDDR4__DENALI_PI_62__PI_TCKCKEH_WIDTH                                8U
+#define LPDDR4__PI_TCKCKEH__REG DENALI_PI_62
+#define LPDDR4__PI_TCKCKEH__FLD LPDDR4__DENALI_PI_62__PI_TCKCKEH
+
+#define LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM_MASK               0x00001F00U
+#define LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM_SHIFT                       8U
+#define LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM_WIDTH                       5U
+#define LPDDR4__PI_CALVL_STROBE_NUM__REG DENALI_PI_62
+#define LPDDR4__PI_CALVL_STROBE_NUM__FLD LPDDR4__DENALI_PI_62__PI_CALVL_STROBE_NUM
+
+#define LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF_MASK               0x007F0000U
+#define LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF_SHIFT                      16U
+#define LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF_WIDTH                       7U
+#define LPDDR4__PI_SW_CA_TRAIN_VREF__REG DENALI_PI_62
+#define LPDDR4__PI_SW_CA_TRAIN_VREF__FLD LPDDR4__DENALI_PI_62__PI_SW_CA_TRAIN_VREF
+
+#define LPDDR4__DENALI_PI_62__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_MASK 0x01000000U
+#define LPDDR4__DENALI_PI_62__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_SHIFT       24U
+#define LPDDR4__DENALI_PI_62__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_WIDTH        1U
+#define LPDDR4__DENALI_PI_62__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_WOCLR        0U
+#define LPDDR4__DENALI_PI_62__PI_REFRESH_BETWEEN_SEGMENT_DISABLE_WOSET        0U
+#define LPDDR4__PI_REFRESH_BETWEEN_SEGMENT_DISABLE__REG DENALI_PI_62
+#define LPDDR4__PI_REFRESH_BETWEEN_SEGMENT_DISABLE__FLD LPDDR4__DENALI_PI_62__PI_REFRESH_BETWEEN_SEGMENT_DISABLE
+
+#define LPDDR4__DENALI_PI_63_READ_MASK                               0xFF01FFFFU
+#define LPDDR4__DENALI_PI_63_WRITE_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START_MASK        0x000000FFU
+#define LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START_SHIFT                0U
+#define LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START_WIDTH                8U
+#define LPDDR4__PI_CLKDISABLE_2_INIT_START__REG DENALI_PI_63
+#define LPDDR4__PI_CLKDISABLE_2_INIT_START__FLD LPDDR4__DENALI_PI_63__PI_CLKDISABLE_2_INIT_START
+
+#define LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_MASK 0x0000FF00U
+#define LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_SHIFT      8U
+#define LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_WIDTH      8U
+#define LPDDR4__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE__REG DENALI_PI_63
+#define LPDDR4__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE__FLD LPDDR4__DENALI_PI_63__PI_INIT_STARTORCOMPLETE_2_CLKDISABLE
+
+#define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_MASK  0x00010000U
+#define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_SHIFT         16U
+#define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WIDTH          1U
+#define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WOCLR          0U
+#define LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WOSET          0U
+#define LPDDR4__PI_DRAM_CLK_DISABLE_DEASSERT_SEL__REG DENALI_PI_63
+#define LPDDR4__PI_DRAM_CLK_DISABLE_DEASSERT_SEL__FLD LPDDR4__DENALI_PI_63__PI_DRAM_CLK_DISABLE_DEASSERT_SEL
+
+#define LPDDR4__DENALI_PI_63__PI_TDFI_INIT_COMPLETE_MIN_MASK         0xFF000000U
+#define LPDDR4__DENALI_PI_63__PI_TDFI_INIT_COMPLETE_MIN_SHIFT                24U
+#define LPDDR4__DENALI_PI_63__PI_TDFI_INIT_COMPLETE_MIN_WIDTH                 8U
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_MIN__REG DENALI_PI_63
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_MIN__FLD LPDDR4__DENALI_PI_63__PI_TDFI_INIT_COMPLETE_MIN
+
+#define LPDDR4__DENALI_PI_64_READ_MASK                               0x01010101U
+#define LPDDR4__DENALI_PI_64_WRITE_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_64__PI_VREF_CS_MASK                        0x00000001U
+#define LPDDR4__DENALI_PI_64__PI_VREF_CS_SHIFT                                0U
+#define LPDDR4__DENALI_PI_64__PI_VREF_CS_WIDTH                                1U
+#define LPDDR4__DENALI_PI_64__PI_VREF_CS_WOCLR                                0U
+#define LPDDR4__DENALI_PI_64__PI_VREF_CS_WOSET                                0U
+#define LPDDR4__PI_VREF_CS__REG DENALI_PI_64
+#define LPDDR4__PI_VREF_CS__FLD LPDDR4__DENALI_PI_64__PI_VREF_CS
+
+#define LPDDR4__DENALI_PI_64__PI_VREF_PDA_EN_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_64__PI_VREF_PDA_EN_SHIFT                            8U
+#define LPDDR4__DENALI_PI_64__PI_VREF_PDA_EN_WIDTH                            1U
+#define LPDDR4__DENALI_PI_64__PI_VREF_PDA_EN_WOCLR                            0U
+#define LPDDR4__DENALI_PI_64__PI_VREF_PDA_EN_WOSET                            0U
+#define LPDDR4__PI_VREF_PDA_EN__REG DENALI_PI_64
+#define LPDDR4__PI_VREF_PDA_EN__FLD LPDDR4__DENALI_PI_64__PI_VREF_PDA_EN
+
+#define LPDDR4__DENALI_PI_64__PI_VREFLVL_DISABLE_DFS_MASK            0x00010000U
+#define LPDDR4__DENALI_PI_64__PI_VREFLVL_DISABLE_DFS_SHIFT                   16U
+#define LPDDR4__DENALI_PI_64__PI_VREFLVL_DISABLE_DFS_WIDTH                    1U
+#define LPDDR4__DENALI_PI_64__PI_VREFLVL_DISABLE_DFS_WOCLR                    0U
+#define LPDDR4__DENALI_PI_64__PI_VREFLVL_DISABLE_DFS_WOSET                    0U
+#define LPDDR4__PI_VREFLVL_DISABLE_DFS__REG DENALI_PI_64
+#define LPDDR4__PI_VREFLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_64__PI_VREFLVL_DISABLE_DFS
+
+#define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_MASK      0x01000000U
+#define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_SHIFT             24U
+#define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_WIDTH              1U
+#define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_WOCLR              0U
+#define LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE_WOSET              0U
+#define LPDDR4__PI_MC_DFS_PI_SET_VREF_ENABLE__REG DENALI_PI_64
+#define LPDDR4__PI_MC_DFS_PI_SET_VREF_ENABLE__FLD LPDDR4__DENALI_PI_64__PI_MC_DFS_PI_SET_VREF_ENABLE
+
+#define LPDDR4__DENALI_PI_65_READ_MASK                               0x030701FFU
+#define LPDDR4__DENALI_PI_65_WRITE_MASK                              0x030701FFU
+#define LPDDR4__DENALI_PI_65__PI_INIT_COMPLETE_TO_MC_DELAY_COUNT_MASK 0x000000FFU
+#define LPDDR4__DENALI_PI_65__PI_INIT_COMPLETE_TO_MC_DELAY_COUNT_SHIFT        0U
+#define LPDDR4__DENALI_PI_65__PI_INIT_COMPLETE_TO_MC_DELAY_COUNT_WIDTH        8U
+#define LPDDR4__PI_INIT_COMPLETE_TO_MC_DELAY_COUNT__REG DENALI_PI_65
+#define LPDDR4__PI_INIT_COMPLETE_TO_MC_DELAY_COUNT__FLD LPDDR4__DENALI_PI_65__PI_INIT_COMPLETE_TO_MC_DELAY_COUNT
+
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_VREF_EN_MASK                 0x00000100U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_VREF_EN_SHIFT                         8U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_VREF_EN_WIDTH                         1U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_VREF_EN_WOCLR                         0U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_VREF_EN_WOSET                         0U
+#define LPDDR4__PI_WDQLVL_VREF_EN__REG DENALI_PI_65
+#define LPDDR4__PI_WDQLVL_VREF_EN__FLD LPDDR4__DENALI_PI_65__PI_WDQLVL_VREF_EN
+
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_BST_NUM_MASK                 0x00070000U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_BST_NUM_SHIFT                        16U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_BST_NUM_WIDTH                         3U
+#define LPDDR4__PI_WDQLVL_BST_NUM__REG DENALI_PI_65
+#define LPDDR4__PI_WDQLVL_BST_NUM__FLD LPDDR4__DENALI_PI_65__PI_WDQLVL_BST_NUM
+
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_RESP_MASK_MASK               0x03000000U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_RESP_MASK_SHIFT                      24U
+#define LPDDR4__DENALI_PI_65__PI_WDQLVL_RESP_MASK_WIDTH                       2U
+#define LPDDR4__PI_WDQLVL_RESP_MASK__REG DENALI_PI_65
+#define LPDDR4__PI_WDQLVL_RESP_MASK__FLD LPDDR4__DENALI_PI_65__PI_WDQLVL_RESP_MASK
+
+#define LPDDR4__DENALI_PI_66_READ_MASK                               0x1F1F0301U
+#define LPDDR4__DENALI_PI_66_WRITE_MASK                              0x1F1F0301U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_MASK                  0x00000001U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_SHIFT                          0U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_WIDTH                          1U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_WOCLR                          0U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE_WOSET                          0U
+#define LPDDR4__PI_WDQLVL_ROTATE__REG DENALI_PI_66
+#define LPDDR4__PI_WDQLVL_ROTATE__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_ROTATE
+
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_CS_MAP_MASK                  0x00000300U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_CS_MAP_SHIFT                          8U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_CS_MAP_WIDTH                          2U
+#define LPDDR4__PI_WDQLVL_CS_MAP__REG DENALI_PI_66
+#define LPDDR4__PI_WDQLVL_CS_MAP__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_CS_MAP
+
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_INITIAL_STEPSIZE_MASK   0x001F0000U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_INITIAL_STEPSIZE_SHIFT          16U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_INITIAL_STEPSIZE_WIDTH           5U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STEPSIZE__REG DENALI_PI_66
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STEPSIZE__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_INITIAL_STEPSIZE
+
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_NORMAL_STEPSIZE_MASK    0x1F000000U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_NORMAL_STEPSIZE_SHIFT           24U
+#define LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_NORMAL_STEPSIZE_WIDTH            5U
+#define LPDDR4__PI_WDQLVL_VREF_NORMAL_STEPSIZE__REG DENALI_PI_66
+#define LPDDR4__PI_WDQLVL_VREF_NORMAL_STEPSIZE__FLD LPDDR4__DENALI_PI_66__PI_WDQLVL_VREF_NORMAL_STEPSIZE
+
+#define LPDDR4__DENALI_PI_67_READ_MASK                               0x01030001U
+#define LPDDR4__DENALI_PI_67_WRITE_MASK                              0x01030001U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_MASK                0x00000001U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_SHIFT                        0U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_WIDTH                        1U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_WOCLR                        0U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC_WOSET                        0U
+#define LPDDR4__PI_WDQLVL_PERIODIC__REG DENALI_PI_67
+#define LPDDR4__PI_WDQLVL_PERIODIC__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_PERIODIC
+
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_REQ_MASK                     0x00000100U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_REQ_SHIFT                             8U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_REQ_WIDTH                             1U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_REQ_WOCLR                             0U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_REQ_WOSET                             0U
+#define LPDDR4__PI_WDQLVL_REQ__REG DENALI_PI_67
+#define LPDDR4__PI_WDQLVL_REQ__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_REQ
+
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_SW_MASK                   0x00030000U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_SW_SHIFT                          16U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_SW_WIDTH                           2U
+#define LPDDR4__PI_WDQLVL_CS_SW__REG DENALI_PI_67
+#define LPDDR4__PI_WDQLVL_CS_SW__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_SW
+
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_MASK                      0x01000000U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_SHIFT                             24U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_WIDTH                              1U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_WOCLR                              0U
+#define LPDDR4__DENALI_PI_67__PI_WDQLVL_CS_WOSET                              0U
+#define LPDDR4__PI_WDQLVL_CS__REG DENALI_PI_67
+#define LPDDR4__PI_WDQLVL_CS__FLD LPDDR4__DENALI_PI_67__PI_WDQLVL_CS
+
+#define LPDDR4__DENALI_PI_68_READ_MASK                               0x000000FFU
+#define LPDDR4__DENALI_PI_68_WRITE_MASK                              0x000000FFU
+#define LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN_MASK                 0x000000FFU
+#define LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN_SHIFT                         0U
+#define LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN_WIDTH                         8U
+#define LPDDR4__PI_TDFI_WDQLVL_EN__REG DENALI_PI_68
+#define LPDDR4__PI_TDFI_WDQLVL_EN__FLD LPDDR4__DENALI_PI_68__PI_TDFI_WDQLVL_EN
+
+#define LPDDR4__DENALI_PI_69_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_69_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP_SHIFT                       0U
+#define LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP_WIDTH                      32U
+#define LPDDR4__PI_TDFI_WDQLVL_RESP__REG DENALI_PI_69
+#define LPDDR4__PI_TDFI_WDQLVL_RESP__FLD LPDDR4__DENALI_PI_69__PI_TDFI_WDQLVL_RESP
+
+#define LPDDR4__DENALI_PI_70_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_70_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX_SHIFT                        0U
+#define LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX_WIDTH                       32U
+#define LPDDR4__PI_TDFI_WDQLVL_MAX__REG DENALI_PI_70
+#define LPDDR4__PI_TDFI_WDQLVL_MAX__FLD LPDDR4__DENALI_PI_70__PI_TDFI_WDQLVL_MAX
+
+#define LPDDR4__DENALI_PI_71_READ_MASK                               0x0101FFFFU
+#define LPDDR4__DENALI_PI_71_WRITE_MASK                              0x0101FFFFU
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL_MASK                0x0000FFFFU
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL_SHIFT                        0U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL_WIDTH                       16U
+#define LPDDR4__PI_WDQLVL_INTERVAL__REG DENALI_PI_71
+#define LPDDR4__PI_WDQLVL_INTERVAL__FLD LPDDR4__DENALI_PI_71__PI_WDQLVL_INTERVAL
+
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_MASK            0x00010000U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_SHIFT                   16U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_WIDTH                    1U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_WOCLR                    0U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT_WOSET                    0U
+#define LPDDR4__PI_WDQLVL_ON_SREF_EXIT__REG DENALI_PI_71
+#define LPDDR4__PI_WDQLVL_ON_SREF_EXIT__FLD LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_SREF_EXIT
+
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_MPD_EXIT_MASK             0x01000000U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_MPD_EXIT_SHIFT                    24U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_MPD_EXIT_WIDTH                     1U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_MPD_EXIT_WOCLR                     0U
+#define LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_MPD_EXIT_WOSET                     0U
+#define LPDDR4__PI_WDQLVL_ON_MPD_EXIT__REG DENALI_PI_71
+#define LPDDR4__PI_WDQLVL_ON_MPD_EXIT__FLD LPDDR4__DENALI_PI_71__PI_WDQLVL_ON_MPD_EXIT
+
+#define LPDDR4__DENALI_PI_72_READ_MASK                               0x00030301U
+#define LPDDR4__DENALI_PI_72_WRITE_MASK                              0x00030301U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_DISABLE_DFS_MASK             0x00000001U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_DISABLE_DFS_SHIFT                     0U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_DISABLE_DFS_WIDTH                     1U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_DISABLE_DFS_WOCLR                     0U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_DISABLE_DFS_WOSET                     0U
+#define LPDDR4__PI_WDQLVL_DISABLE_DFS__REG DENALI_PI_72
+#define LPDDR4__PI_WDQLVL_DISABLE_DFS__FLD LPDDR4__DENALI_PI_72__PI_WDQLVL_DISABLE_DFS
+
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS_MASK            0x00000300U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS_SHIFT                    8U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS_WIDTH                    2U
+#define LPDDR4__PI_WDQLVL_ERROR_STATUS__REG DENALI_PI_72
+#define LPDDR4__PI_WDQLVL_ERROR_STATUS__FLD LPDDR4__DENALI_PI_72__PI_WDQLVL_ERROR_STATUS
+
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_NEED_SAVE_RESTORE_MASK       0x00030000U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_NEED_SAVE_RESTORE_SHIFT              16U
+#define LPDDR4__DENALI_PI_72__PI_WDQLVL_NEED_SAVE_RESTORE_WIDTH               2U
+#define LPDDR4__PI_WDQLVL_NEED_SAVE_RESTORE__REG DENALI_PI_72
+#define LPDDR4__PI_WDQLVL_NEED_SAVE_RESTORE__FLD LPDDR4__DENALI_PI_72__PI_WDQLVL_NEED_SAVE_RESTORE
+
+#define LPDDR4__DENALI_PI_73_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_73_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_73__PI_WDQLVL_DRAM_LVL_START_ADDR_0_MASK   0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_73__PI_WDQLVL_DRAM_LVL_START_ADDR_0_SHIFT           0U
+#define LPDDR4__DENALI_PI_73__PI_WDQLVL_DRAM_LVL_START_ADDR_0_WIDTH          32U
+#define LPDDR4__PI_WDQLVL_DRAM_LVL_START_ADDR_0__REG DENALI_PI_73
+#define LPDDR4__PI_WDQLVL_DRAM_LVL_START_ADDR_0__FLD LPDDR4__DENALI_PI_73__PI_WDQLVL_DRAM_LVL_START_ADDR_0
+
+#define LPDDR4__DENALI_PI_74_READ_MASK                               0x00010101U
+#define LPDDR4__DENALI_PI_74_WRITE_MASK                              0x00010101U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DRAM_LVL_START_ADDR_1_MASK   0x00000001U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DRAM_LVL_START_ADDR_1_SHIFT           0U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DRAM_LVL_START_ADDR_1_WIDTH           1U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DRAM_LVL_START_ADDR_1_WOCLR           0U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DRAM_LVL_START_ADDR_1_WOSET           0U
+#define LPDDR4__PI_WDQLVL_DRAM_LVL_START_ADDR_1__REG DENALI_PI_74
+#define LPDDR4__PI_WDQLVL_DRAM_LVL_START_ADDR_1__FLD LPDDR4__DENALI_PI_74__PI_WDQLVL_DRAM_LVL_START_ADDR_1
+
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DM_LEVEL_EN_MASK             0x00000100U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DM_LEVEL_EN_SHIFT                     8U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DM_LEVEL_EN_WIDTH                     1U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DM_LEVEL_EN_WOCLR                     0U
+#define LPDDR4__DENALI_PI_74__PI_WDQLVL_DM_LEVEL_EN_WOSET                     0U
+#define LPDDR4__PI_WDQLVL_DM_LEVEL_EN__REG DENALI_PI_74
+#define LPDDR4__PI_WDQLVL_DM_LEVEL_EN__FLD LPDDR4__DENALI_PI_74__PI_WDQLVL_DM_LEVEL_EN
+
+#define LPDDR4__DENALI_PI_74__PI_NO_MEMORY_DM_MASK                   0x00010000U
+#define LPDDR4__DENALI_PI_74__PI_NO_MEMORY_DM_SHIFT                          16U
+#define LPDDR4__DENALI_PI_74__PI_NO_MEMORY_DM_WIDTH                           1U
+#define LPDDR4__DENALI_PI_74__PI_NO_MEMORY_DM_WOCLR                           0U
+#define LPDDR4__DENALI_PI_74__PI_NO_MEMORY_DM_WOSET                           0U
+#define LPDDR4__PI_NO_MEMORY_DM__REG DENALI_PI_74
+#define LPDDR4__PI_NO_MEMORY_DM__FLD LPDDR4__DENALI_PI_74__PI_NO_MEMORY_DM
+
+#define LPDDR4__DENALI_PI_75_READ_MASK                               0x010003FFU
+#define LPDDR4__DENALI_PI_75_WRITE_MASK                              0x010003FFU
+#define LPDDR4__DENALI_PI_75__PI_TDFI_WDQLVL_WW_MASK                 0x000003FFU
+#define LPDDR4__DENALI_PI_75__PI_TDFI_WDQLVL_WW_SHIFT                         0U
+#define LPDDR4__DENALI_PI_75__PI_TDFI_WDQLVL_WW_WIDTH                        10U
+#define LPDDR4__PI_TDFI_WDQLVL_WW__REG DENALI_PI_75
+#define LPDDR4__PI_TDFI_WDQLVL_WW__FLD LPDDR4__DENALI_PI_75__PI_TDFI_WDQLVL_WW
+
+#define LPDDR4__DENALI_PI_75__PI_SWLVL_SM2_DM_NIBBLE_START_MASK      0x00010000U
+#define LPDDR4__DENALI_PI_75__PI_SWLVL_SM2_DM_NIBBLE_START_SHIFT             16U
+#define LPDDR4__DENALI_PI_75__PI_SWLVL_SM2_DM_NIBBLE_START_WIDTH              1U
+#define LPDDR4__DENALI_PI_75__PI_SWLVL_SM2_DM_NIBBLE_START_WOCLR              0U
+#define LPDDR4__DENALI_PI_75__PI_SWLVL_SM2_DM_NIBBLE_START_WOSET              0U
+#define LPDDR4__PI_SWLVL_SM2_DM_NIBBLE_START__REG DENALI_PI_75
+#define LPDDR4__PI_SWLVL_SM2_DM_NIBBLE_START__FLD LPDDR4__DENALI_PI_75__PI_SWLVL_SM2_DM_NIBBLE_START
+
+#define LPDDR4__DENALI_PI_75__PI_WDQLVL_NIBBLE_MODE_MASK             0x01000000U
+#define LPDDR4__DENALI_PI_75__PI_WDQLVL_NIBBLE_MODE_SHIFT                    24U
+#define LPDDR4__DENALI_PI_75__PI_WDQLVL_NIBBLE_MODE_WIDTH                     1U
+#define LPDDR4__DENALI_PI_75__PI_WDQLVL_NIBBLE_MODE_WOCLR                     0U
+#define LPDDR4__DENALI_PI_75__PI_WDQLVL_NIBBLE_MODE_WOSET                     0U
+#define LPDDR4__PI_WDQLVL_NIBBLE_MODE__REG DENALI_PI_75
+#define LPDDR4__PI_WDQLVL_NIBBLE_MODE__FLD LPDDR4__DENALI_PI_75__PI_WDQLVL_NIBBLE_MODE
+
+#define LPDDR4__DENALI_PI_76_READ_MASK                               0x01010101U
+#define LPDDR4__DENALI_PI_76_WRITE_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_OSC_EN_MASK                  0x00000001U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_OSC_EN_SHIFT                          0U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_OSC_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_OSC_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_OSC_EN_WOSET                          0U
+#define LPDDR4__PI_WDQLVL_OSC_EN__REG DENALI_PI_76
+#define LPDDR4__PI_WDQLVL_OSC_EN__FLD LPDDR4__DENALI_PI_76__PI_WDQLVL_OSC_EN
+
+#define LPDDR4__DENALI_PI_76__PI_DQS_OSC_PERIOD_EN_MASK              0x00000100U
+#define LPDDR4__DENALI_PI_76__PI_DQS_OSC_PERIOD_EN_SHIFT                      8U
+#define LPDDR4__DENALI_PI_76__PI_DQS_OSC_PERIOD_EN_WIDTH                      1U
+#define LPDDR4__DENALI_PI_76__PI_DQS_OSC_PERIOD_EN_WOCLR                      0U
+#define LPDDR4__DENALI_PI_76__PI_DQS_OSC_PERIOD_EN_WOSET                      0U
+#define LPDDR4__PI_DQS_OSC_PERIOD_EN__REG DENALI_PI_76
+#define LPDDR4__PI_DQS_OSC_PERIOD_EN__FLD LPDDR4__DENALI_PI_76__PI_DQS_OSC_PERIOD_EN
+
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_EN_MASK                  0x00010000U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_EN_SHIFT                         16U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_EN_WOSET                          0U
+#define LPDDR4__PI_WDQLVL_PDA_EN__REG DENALI_PI_76
+#define LPDDR4__PI_WDQLVL_PDA_EN__FLD LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_EN
+
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_VREF_TRAIN_MASK          0x01000000U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_VREF_TRAIN_SHIFT                 24U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_VREF_TRAIN_WIDTH                  1U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_VREF_TRAIN_WOCLR                  0U
+#define LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_VREF_TRAIN_WOSET                  0U
+#define LPDDR4__PI_WDQLVL_PDA_VREF_TRAIN__REG DENALI_PI_76
+#define LPDDR4__PI_WDQLVL_PDA_VREF_TRAIN__FLD LPDDR4__DENALI_PI_76__PI_WDQLVL_PDA_VREF_TRAIN
+
+#define LPDDR4__DENALI_PI_77_READ_MASK                               0x1F070303U
+#define LPDDR4__DENALI_PI_77_WRITE_MASK                              0x1F070303U
+#define LPDDR4__DENALI_PI_77__PI_DBILVL_RESP_MASK_MASK               0x00000003U
+#define LPDDR4__DENALI_PI_77__PI_DBILVL_RESP_MASK_SHIFT                       0U
+#define LPDDR4__DENALI_PI_77__PI_DBILVL_RESP_MASK_WIDTH                       2U
+#define LPDDR4__PI_DBILVL_RESP_MASK__REG DENALI_PI_77
+#define LPDDR4__PI_DBILVL_RESP_MASK__FLD LPDDR4__DENALI_PI_77__PI_DBILVL_RESP_MASK
+
+#define LPDDR4__DENALI_PI_77__PI_BANK_DIFF_MASK                      0x00000300U
+#define LPDDR4__DENALI_PI_77__PI_BANK_DIFF_SHIFT                              8U
+#define LPDDR4__DENALI_PI_77__PI_BANK_DIFF_WIDTH                              2U
+#define LPDDR4__PI_BANK_DIFF__REG DENALI_PI_77
+#define LPDDR4__PI_BANK_DIFF__FLD LPDDR4__DENALI_PI_77__PI_BANK_DIFF
+
+#define LPDDR4__DENALI_PI_77__PI_ROW_DIFF_MASK                       0x00070000U
+#define LPDDR4__DENALI_PI_77__PI_ROW_DIFF_SHIFT                              16U
+#define LPDDR4__DENALI_PI_77__PI_ROW_DIFF_WIDTH                               3U
+#define LPDDR4__PI_ROW_DIFF__REG DENALI_PI_77
+#define LPDDR4__PI_ROW_DIFF__FLD LPDDR4__DENALI_PI_77__PI_ROW_DIFF
+
+#define LPDDR4__DENALI_PI_77__PI_TCCD_MASK                           0x1F000000U
+#define LPDDR4__DENALI_PI_77__PI_TCCD_SHIFT                                  24U
+#define LPDDR4__DENALI_PI_77__PI_TCCD_WIDTH                                   5U
+#define LPDDR4__PI_TCCD__REG DENALI_PI_77
+#define LPDDR4__PI_TCCD__FLD LPDDR4__DENALI_PI_77__PI_TCCD
+
+#define LPDDR4__DENALI_PI_78_READ_MASK                               0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_78_WRITE_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_78__PI_RESERVED7_MASK                      0x0000000FU
+#define LPDDR4__DENALI_PI_78__PI_RESERVED7_SHIFT                              0U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED7_WIDTH                              4U
+#define LPDDR4__PI_RESERVED7__REG DENALI_PI_78
+#define LPDDR4__PI_RESERVED7__FLD LPDDR4__DENALI_PI_78__PI_RESERVED7
+
+#define LPDDR4__DENALI_PI_78__PI_RESERVED8_MASK                      0x00000F00U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED8_SHIFT                              8U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED8_WIDTH                              4U
+#define LPDDR4__PI_RESERVED8__REG DENALI_PI_78
+#define LPDDR4__PI_RESERVED8__FLD LPDDR4__DENALI_PI_78__PI_RESERVED8
+
+#define LPDDR4__DENALI_PI_78__PI_RESERVED9_MASK                      0x000F0000U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED9_SHIFT                             16U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED9_WIDTH                              4U
+#define LPDDR4__PI_RESERVED9__REG DENALI_PI_78
+#define LPDDR4__PI_RESERVED9__FLD LPDDR4__DENALI_PI_78__PI_RESERVED9
+
+#define LPDDR4__DENALI_PI_78__PI_RESERVED10_MASK                     0x0F000000U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED10_SHIFT                            24U
+#define LPDDR4__DENALI_PI_78__PI_RESERVED10_WIDTH                             4U
+#define LPDDR4__PI_RESERVED10__REG DENALI_PI_78
+#define LPDDR4__PI_RESERVED10__FLD LPDDR4__DENALI_PI_78__PI_RESERVED10
+
+#define LPDDR4__DENALI_PI_79_READ_MASK                               0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_79_WRITE_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_79__PI_RESERVED11_MASK                     0x0000000FU
+#define LPDDR4__DENALI_PI_79__PI_RESERVED11_SHIFT                             0U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED11_WIDTH                             4U
+#define LPDDR4__PI_RESERVED11__REG DENALI_PI_79
+#define LPDDR4__PI_RESERVED11__FLD LPDDR4__DENALI_PI_79__PI_RESERVED11
+
+#define LPDDR4__DENALI_PI_79__PI_RESERVED12_MASK                     0x00000F00U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED12_SHIFT                             8U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED12_WIDTH                             4U
+#define LPDDR4__PI_RESERVED12__REG DENALI_PI_79
+#define LPDDR4__PI_RESERVED12__FLD LPDDR4__DENALI_PI_79__PI_RESERVED12
+
+#define LPDDR4__DENALI_PI_79__PI_RESERVED13_MASK                     0x000F0000U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED13_SHIFT                            16U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED13_WIDTH                             4U
+#define LPDDR4__PI_RESERVED13__REG DENALI_PI_79
+#define LPDDR4__PI_RESERVED13__FLD LPDDR4__DENALI_PI_79__PI_RESERVED13
+
+#define LPDDR4__DENALI_PI_79__PI_RESERVED14_MASK                     0x0F000000U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED14_SHIFT                            24U
+#define LPDDR4__DENALI_PI_79__PI_RESERVED14_WIDTH                             4U
+#define LPDDR4__PI_RESERVED14__REG DENALI_PI_79
+#define LPDDR4__PI_RESERVED14__FLD LPDDR4__DENALI_PI_79__PI_RESERVED14
+
+#define LPDDR4__DENALI_PI_80_READ_MASK                               0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_80_WRITE_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_80__PI_RESERVED15_MASK                     0x0000000FU
+#define LPDDR4__DENALI_PI_80__PI_RESERVED15_SHIFT                             0U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED15_WIDTH                             4U
+#define LPDDR4__PI_RESERVED15__REG DENALI_PI_80
+#define LPDDR4__PI_RESERVED15__FLD LPDDR4__DENALI_PI_80__PI_RESERVED15
+
+#define LPDDR4__DENALI_PI_80__PI_RESERVED16_MASK                     0x00000F00U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED16_SHIFT                             8U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED16_WIDTH                             4U
+#define LPDDR4__PI_RESERVED16__REG DENALI_PI_80
+#define LPDDR4__PI_RESERVED16__FLD LPDDR4__DENALI_PI_80__PI_RESERVED16
+
+#define LPDDR4__DENALI_PI_80__PI_RESERVED17_MASK                     0x000F0000U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED17_SHIFT                            16U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED17_WIDTH                             4U
+#define LPDDR4__PI_RESERVED17__REG DENALI_PI_80
+#define LPDDR4__PI_RESERVED17__FLD LPDDR4__DENALI_PI_80__PI_RESERVED17
+
+#define LPDDR4__DENALI_PI_80__PI_RESERVED18_MASK                     0x0F000000U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED18_SHIFT                            24U
+#define LPDDR4__DENALI_PI_80__PI_RESERVED18_WIDTH                             4U
+#define LPDDR4__PI_RESERVED18__REG DENALI_PI_80
+#define LPDDR4__PI_RESERVED18__FLD LPDDR4__DENALI_PI_80__PI_RESERVED18
+
+#define LPDDR4__DENALI_PI_81_READ_MASK                               0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_81_WRITE_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_81__PI_RESERVED19_MASK                     0x0000000FU
+#define LPDDR4__DENALI_PI_81__PI_RESERVED19_SHIFT                             0U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED19_WIDTH                             4U
+#define LPDDR4__PI_RESERVED19__REG DENALI_PI_81
+#define LPDDR4__PI_RESERVED19__FLD LPDDR4__DENALI_PI_81__PI_RESERVED19
+
+#define LPDDR4__DENALI_PI_81__PI_RESERVED20_MASK                     0x00000F00U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED20_SHIFT                             8U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED20_WIDTH                             4U
+#define LPDDR4__PI_RESERVED20__REG DENALI_PI_81
+#define LPDDR4__PI_RESERVED20__FLD LPDDR4__DENALI_PI_81__PI_RESERVED20
+
+#define LPDDR4__DENALI_PI_81__PI_RESERVED21_MASK                     0x000F0000U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED21_SHIFT                            16U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED21_WIDTH                             4U
+#define LPDDR4__PI_RESERVED21__REG DENALI_PI_81
+#define LPDDR4__PI_RESERVED21__FLD LPDDR4__DENALI_PI_81__PI_RESERVED21
+
+#define LPDDR4__DENALI_PI_81__PI_RESERVED22_MASK                     0x0F000000U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED22_SHIFT                            24U
+#define LPDDR4__DENALI_PI_81__PI_RESERVED22_WIDTH                             4U
+#define LPDDR4__PI_RESERVED22__REG DENALI_PI_81
+#define LPDDR4__PI_RESERVED22__FLD LPDDR4__DENALI_PI_81__PI_RESERVED22
+
+#define LPDDR4__DENALI_PI_82_READ_MASK                               0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_82_WRITE_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_82__PI_RESERVED23_MASK                     0x0000000FU
+#define LPDDR4__DENALI_PI_82__PI_RESERVED23_SHIFT                             0U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED23_WIDTH                             4U
+#define LPDDR4__PI_RESERVED23__REG DENALI_PI_82
+#define LPDDR4__PI_RESERVED23__FLD LPDDR4__DENALI_PI_82__PI_RESERVED23
+
+#define LPDDR4__DENALI_PI_82__PI_RESERVED24_MASK                     0x00000F00U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED24_SHIFT                             8U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED24_WIDTH                             4U
+#define LPDDR4__PI_RESERVED24__REG DENALI_PI_82
+#define LPDDR4__PI_RESERVED24__FLD LPDDR4__DENALI_PI_82__PI_RESERVED24
+
+#define LPDDR4__DENALI_PI_82__PI_RESERVED25_MASK                     0x000F0000U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED25_SHIFT                            16U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED25_WIDTH                             4U
+#define LPDDR4__PI_RESERVED25__REG DENALI_PI_82
+#define LPDDR4__PI_RESERVED25__FLD LPDDR4__DENALI_PI_82__PI_RESERVED25
+
+#define LPDDR4__DENALI_PI_82__PI_RESERVED26_MASK                     0x0F000000U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED26_SHIFT                            24U
+#define LPDDR4__DENALI_PI_82__PI_RESERVED26_WIDTH                             4U
+#define LPDDR4__PI_RESERVED26__REG DENALI_PI_82
+#define LPDDR4__PI_RESERVED26__FLD LPDDR4__DENALI_PI_82__PI_RESERVED26
+
+#define LPDDR4__DENALI_PI_83_READ_MASK                               0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_83_WRITE_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_83__PI_INT_STATUS_MASK                     0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_83__PI_INT_STATUS_SHIFT                             0U
+#define LPDDR4__DENALI_PI_83__PI_INT_STATUS_WIDTH                            30U
+#define LPDDR4__PI_INT_STATUS__REG DENALI_PI_83
+#define LPDDR4__PI_INT_STATUS__FLD LPDDR4__DENALI_PI_83__PI_INT_STATUS
+
+#define LPDDR4__DENALI_PI_84__PI_INT_ACK_MASK                        0x1FFFFFFFU
+#define LPDDR4__DENALI_PI_84__PI_INT_ACK_SHIFT                                0U
+#define LPDDR4__DENALI_PI_84__PI_INT_ACK_WIDTH                               29U
+#define LPDDR4__PI_INT_ACK__REG DENALI_PI_84
+#define LPDDR4__PI_INT_ACK__FLD LPDDR4__DENALI_PI_84__PI_INT_ACK
+
+#define LPDDR4__DENALI_PI_85_READ_MASK                               0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_85_WRITE_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_85__PI_INT_MASK_MASK                       0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_85__PI_INT_MASK_SHIFT                               0U
+#define LPDDR4__DENALI_PI_85__PI_INT_MASK_WIDTH                              30U
+#define LPDDR4__PI_INT_MASK__REG DENALI_PI_85
+#define LPDDR4__PI_INT_MASK__FLD LPDDR4__DENALI_PI_85__PI_INT_MASK
+
+#define LPDDR4__DENALI_PI_86_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_86_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_86__PI_BIST_EXP_DATA_0_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_86__PI_BIST_EXP_DATA_0_SHIFT                        0U
+#define LPDDR4__DENALI_PI_86__PI_BIST_EXP_DATA_0_WIDTH                       32U
+#define LPDDR4__PI_BIST_EXP_DATA_0__REG DENALI_PI_86
+#define LPDDR4__PI_BIST_EXP_DATA_0__FLD LPDDR4__DENALI_PI_86__PI_BIST_EXP_DATA_0
+
+#define LPDDR4__DENALI_PI_87_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_87_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_87__PI_BIST_EXP_DATA_1_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_87__PI_BIST_EXP_DATA_1_SHIFT                        0U
+#define LPDDR4__DENALI_PI_87__PI_BIST_EXP_DATA_1_WIDTH                       32U
+#define LPDDR4__PI_BIST_EXP_DATA_1__REG DENALI_PI_87
+#define LPDDR4__PI_BIST_EXP_DATA_1__FLD LPDDR4__DENALI_PI_87__PI_BIST_EXP_DATA_1
+
+#define LPDDR4__DENALI_PI_88_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_88_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_0_SHIFT                       0U
+#define LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_0_WIDTH                      32U
+#define LPDDR4__PI_BIST_FAIL_DATA_0__REG DENALI_PI_88
+#define LPDDR4__PI_BIST_FAIL_DATA_0__FLD LPDDR4__DENALI_PI_88__PI_BIST_FAIL_DATA_0
+
+#define LPDDR4__DENALI_PI_89_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_89_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_1_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_1_SHIFT                       0U
+#define LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_1_WIDTH                      32U
+#define LPDDR4__PI_BIST_FAIL_DATA_1__REG DENALI_PI_89
+#define LPDDR4__PI_BIST_FAIL_DATA_1__FLD LPDDR4__DENALI_PI_89__PI_BIST_FAIL_DATA_1
+
+#define LPDDR4__DENALI_PI_90_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_90_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0_SHIFT                       0U
+#define LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0_WIDTH                      32U
+#define LPDDR4__PI_BIST_FAIL_ADDR_0__REG DENALI_PI_90
+#define LPDDR4__PI_BIST_FAIL_ADDR_0__FLD LPDDR4__DENALI_PI_90__PI_BIST_FAIL_ADDR_0
+
+#define LPDDR4__DENALI_PI_91_READ_MASK                               0x011F3F01U
+#define LPDDR4__DENALI_PI_91_WRITE_MASK                              0x011F3F01U
+#define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_MASK               0x00000001U
+#define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_SHIFT                       0U
+#define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_WIDTH                       1U
+#define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_WOCLR                       0U
+#define LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1_WOSET                       0U
+#define LPDDR4__PI_BIST_FAIL_ADDR_1__REG DENALI_PI_91
+#define LPDDR4__PI_BIST_FAIL_ADDR_1__FLD LPDDR4__DENALI_PI_91__PI_BIST_FAIL_ADDR_1
+
+#define LPDDR4__DENALI_PI_91__PI_BSTLEN_MASK                         0x00003F00U
+#define LPDDR4__DENALI_PI_91__PI_BSTLEN_SHIFT                                 8U
+#define LPDDR4__DENALI_PI_91__PI_BSTLEN_WIDTH                                 6U
+#define LPDDR4__PI_BSTLEN__REG DENALI_PI_91
+#define LPDDR4__PI_BSTLEN__FLD LPDDR4__DENALI_PI_91__PI_BSTLEN
+
+#define LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK_MASK                0x001F0000U
+#define LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK_SHIFT                       16U
+#define LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK_WIDTH                        5U
+#define LPDDR4__PI_LONG_COUNT_MASK__REG DENALI_PI_91
+#define LPDDR4__PI_LONG_COUNT_MASK__FLD LPDDR4__DENALI_PI_91__PI_LONG_COUNT_MASK
+
+#define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_SHIFT                           24U
+#define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_WIDTH                            1U
+#define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_WOCLR                            0U
+#define LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN_WOSET                            0U
+#define LPDDR4__PI_CMD_SWAP_EN__REG DENALI_PI_91
+#define LPDDR4__PI_CMD_SWAP_EN__FLD LPDDR4__DENALI_PI_91__PI_CMD_SWAP_EN
+
+#define LPDDR4__DENALI_PI_92_READ_MASK                               0x1F1F1F1FU
+#define LPDDR4__DENALI_PI_92_WRITE_MASK                              0x1F1F1F1FU
+#define LPDDR4__DENALI_PI_92__PI_PARITY_IN_MUX_MASK                  0x0000001FU
+#define LPDDR4__DENALI_PI_92__PI_PARITY_IN_MUX_SHIFT                          0U
+#define LPDDR4__DENALI_PI_92__PI_PARITY_IN_MUX_WIDTH                          5U
+#define LPDDR4__PI_PARITY_IN_MUX__REG DENALI_PI_92
+#define LPDDR4__PI_PARITY_IN_MUX__FLD LPDDR4__DENALI_PI_92__PI_PARITY_IN_MUX
+
+#define LPDDR4__DENALI_PI_92__PI_ACT_N_MUX_MASK                      0x00001F00U
+#define LPDDR4__DENALI_PI_92__PI_ACT_N_MUX_SHIFT                              8U
+#define LPDDR4__DENALI_PI_92__PI_ACT_N_MUX_WIDTH                              5U
+#define LPDDR4__PI_ACT_N_MUX__REG DENALI_PI_92
+#define LPDDR4__PI_ACT_N_MUX__FLD LPDDR4__DENALI_PI_92__PI_ACT_N_MUX
+
+#define LPDDR4__DENALI_PI_92__PI_BG_MUX_0_MASK                       0x001F0000U
+#define LPDDR4__DENALI_PI_92__PI_BG_MUX_0_SHIFT                              16U
+#define LPDDR4__DENALI_PI_92__PI_BG_MUX_0_WIDTH                               5U
+#define LPDDR4__PI_BG_MUX_0__REG DENALI_PI_92
+#define LPDDR4__PI_BG_MUX_0__FLD LPDDR4__DENALI_PI_92__PI_BG_MUX_0
+
+#define LPDDR4__DENALI_PI_92__PI_BG_MUX_1_MASK                       0x1F000000U
+#define LPDDR4__DENALI_PI_92__PI_BG_MUX_1_SHIFT                              24U
+#define LPDDR4__DENALI_PI_92__PI_BG_MUX_1_WIDTH                               5U
+#define LPDDR4__PI_BG_MUX_1__REG DENALI_PI_92
+#define LPDDR4__PI_BG_MUX_1__FLD LPDDR4__DENALI_PI_92__PI_BG_MUX_1
+
+#define LPDDR4__DENALI_PI_93_READ_MASK                               0x1F1F1F1FU
+#define LPDDR4__DENALI_PI_93_WRITE_MASK                              0x1F1F1F1FU
+#define LPDDR4__DENALI_PI_93__PI_RAS_N_MUX_MASK                      0x0000001FU
+#define LPDDR4__DENALI_PI_93__PI_RAS_N_MUX_SHIFT                              0U
+#define LPDDR4__DENALI_PI_93__PI_RAS_N_MUX_WIDTH                              5U
+#define LPDDR4__PI_RAS_N_MUX__REG DENALI_PI_93
+#define LPDDR4__PI_RAS_N_MUX__FLD LPDDR4__DENALI_PI_93__PI_RAS_N_MUX
+
+#define LPDDR4__DENALI_PI_93__PI_CAS_N_MUX_MASK                      0x00001F00U
+#define LPDDR4__DENALI_PI_93__PI_CAS_N_MUX_SHIFT                              8U
+#define LPDDR4__DENALI_PI_93__PI_CAS_N_MUX_WIDTH                              5U
+#define LPDDR4__PI_CAS_N_MUX__REG DENALI_PI_93
+#define LPDDR4__PI_CAS_N_MUX__FLD LPDDR4__DENALI_PI_93__PI_CAS_N_MUX
+
+#define LPDDR4__DENALI_PI_93__PI_WE_N_MUX_MASK                       0x001F0000U
+#define LPDDR4__DENALI_PI_93__PI_WE_N_MUX_SHIFT                              16U
+#define LPDDR4__DENALI_PI_93__PI_WE_N_MUX_WIDTH                               5U
+#define LPDDR4__PI_WE_N_MUX__REG DENALI_PI_93
+#define LPDDR4__PI_WE_N_MUX__FLD LPDDR4__DENALI_PI_93__PI_WE_N_MUX
+
+#define LPDDR4__DENALI_PI_93__PI_BANK_MUX_0_MASK                     0x1F000000U
+#define LPDDR4__DENALI_PI_93__PI_BANK_MUX_0_SHIFT                            24U
+#define LPDDR4__DENALI_PI_93__PI_BANK_MUX_0_WIDTH                             5U
+#define LPDDR4__PI_BANK_MUX_0__REG DENALI_PI_93
+#define LPDDR4__PI_BANK_MUX_0__FLD LPDDR4__DENALI_PI_93__PI_BANK_MUX_0
+
+#define LPDDR4__DENALI_PI_94_READ_MASK                               0x0101011FU
+#define LPDDR4__DENALI_PI_94_WRITE_MASK                              0x0101011FU
+#define LPDDR4__DENALI_PI_94__PI_BANK_MUX_1_MASK                     0x0000001FU
+#define LPDDR4__DENALI_PI_94__PI_BANK_MUX_1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_94__PI_BANK_MUX_1_WIDTH                             5U
+#define LPDDR4__PI_BANK_MUX_1__REG DENALI_PI_94
+#define LPDDR4__PI_BANK_MUX_1__FLD LPDDR4__DENALI_PI_94__PI_BANK_MUX_1
+
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_EN_MASK              0x00000100U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_EN_SHIFT                      8U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_EN_WIDTH                      1U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_EN_WOCLR                      0U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_EN_WOSET                      0U
+#define LPDDR4__PI_DATA_BYTE_SWAP_EN__REG DENALI_PI_94
+#define LPDDR4__PI_DATA_BYTE_SWAP_EN__FLD LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_EN
+
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE0_MASK          0x00010000U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE0_SHIFT                 16U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE0_WIDTH                  1U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE0_WOCLR                  0U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE0_WOSET                  0U
+#define LPDDR4__PI_DATA_BYTE_SWAP_SLICE0__REG DENALI_PI_94
+#define LPDDR4__PI_DATA_BYTE_SWAP_SLICE0__FLD LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE0
+
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE1_MASK          0x01000000U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE1_SHIFT                 24U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE1_WIDTH                  1U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE1_WOCLR                  0U
+#define LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE1_WOSET                  0U
+#define LPDDR4__PI_DATA_BYTE_SWAP_SLICE1__REG DENALI_PI_94
+#define LPDDR4__PI_DATA_BYTE_SWAP_SLICE1__FLD LPDDR4__DENALI_PI_94__PI_DATA_BYTE_SWAP_SLICE1
+
+#define LPDDR4__DENALI_PI_95_READ_MASK                               0x03FFFF01U
+#define LPDDR4__DENALI_PI_95_WRITE_MASK                              0x03FFFF01U
+#define LPDDR4__DENALI_PI_95__PI_CTRLUPD_REQ_PER_AREF_EN_MASK        0x00000001U
+#define LPDDR4__DENALI_PI_95__PI_CTRLUPD_REQ_PER_AREF_EN_SHIFT                0U
+#define LPDDR4__DENALI_PI_95__PI_CTRLUPD_REQ_PER_AREF_EN_WIDTH                1U
+#define LPDDR4__DENALI_PI_95__PI_CTRLUPD_REQ_PER_AREF_EN_WOCLR                0U
+#define LPDDR4__DENALI_PI_95__PI_CTRLUPD_REQ_PER_AREF_EN_WOSET                0U
+#define LPDDR4__PI_CTRLUPD_REQ_PER_AREF_EN__REG DENALI_PI_95
+#define LPDDR4__PI_CTRLUPD_REQ_PER_AREF_EN__FLD LPDDR4__DENALI_PI_95__PI_CTRLUPD_REQ_PER_AREF_EN
+
+#define LPDDR4__DENALI_PI_95__PI_TDFI_CTRLUPD_MIN_MASK               0x00FFFF00U
+#define LPDDR4__DENALI_PI_95__PI_TDFI_CTRLUPD_MIN_SHIFT                       8U
+#define LPDDR4__DENALI_PI_95__PI_TDFI_CTRLUPD_MIN_WIDTH                      16U
+#define LPDDR4__PI_TDFI_CTRLUPD_MIN__REG DENALI_PI_95
+#define LPDDR4__PI_TDFI_CTRLUPD_MIN__FLD LPDDR4__DENALI_PI_95__PI_TDFI_CTRLUPD_MIN
+
+#define LPDDR4__DENALI_PI_95__PI_UPDATE_ERROR_STATUS_MASK            0x03000000U
+#define LPDDR4__DENALI_PI_95__PI_UPDATE_ERROR_STATUS_SHIFT                   24U
+#define LPDDR4__DENALI_PI_95__PI_UPDATE_ERROR_STATUS_WIDTH                    2U
+#define LPDDR4__PI_UPDATE_ERROR_STATUS__REG DENALI_PI_95
+#define LPDDR4__PI_UPDATE_ERROR_STATUS__FLD LPDDR4__DENALI_PI_95__PI_UPDATE_ERROR_STATUS
+
+#define LPDDR4__DENALI_PI_96_READ_MASK                               0x01030107U
+#define LPDDR4__DENALI_PI_96_WRITE_MASK                              0x01030107U
+#define LPDDR4__DENALI_PI_96__PI_TDFI_PARIN_LAT_MASK                 0x00000007U
+#define LPDDR4__DENALI_PI_96__PI_TDFI_PARIN_LAT_SHIFT                         0U
+#define LPDDR4__DENALI_PI_96__PI_TDFI_PARIN_LAT_WIDTH                         3U
+#define LPDDR4__PI_TDFI_PARIN_LAT__REG DENALI_PI_96
+#define LPDDR4__PI_TDFI_PARIN_LAT__FLD LPDDR4__DENALI_PI_96__PI_TDFI_PARIN_LAT
+
+#define LPDDR4__DENALI_PI_96__PI_BIST_GO_MASK                        0x00000100U
+#define LPDDR4__DENALI_PI_96__PI_BIST_GO_SHIFT                                8U
+#define LPDDR4__DENALI_PI_96__PI_BIST_GO_WIDTH                                1U
+#define LPDDR4__DENALI_PI_96__PI_BIST_GO_WOCLR                                0U
+#define LPDDR4__DENALI_PI_96__PI_BIST_GO_WOSET                                0U
+#define LPDDR4__PI_BIST_GO__REG DENALI_PI_96
+#define LPDDR4__PI_BIST_GO__FLD LPDDR4__DENALI_PI_96__PI_BIST_GO
+
+#define LPDDR4__DENALI_PI_96__PI_BIST_RESULT_MASK                    0x00030000U
+#define LPDDR4__DENALI_PI_96__PI_BIST_RESULT_SHIFT                           16U
+#define LPDDR4__DENALI_PI_96__PI_BIST_RESULT_WIDTH                            2U
+#define LPDDR4__PI_BIST_RESULT__REG DENALI_PI_96
+#define LPDDR4__PI_BIST_RESULT__FLD LPDDR4__DENALI_PI_96__PI_BIST_RESULT
+
+#define LPDDR4__DENALI_PI_96__PI_BIST_LFSR_PATTERN_DONE_MASK         0x01000000U
+#define LPDDR4__DENALI_PI_96__PI_BIST_LFSR_PATTERN_DONE_SHIFT                24U
+#define LPDDR4__DENALI_PI_96__PI_BIST_LFSR_PATTERN_DONE_WIDTH                 1U
+#define LPDDR4__DENALI_PI_96__PI_BIST_LFSR_PATTERN_DONE_WOCLR                 0U
+#define LPDDR4__DENALI_PI_96__PI_BIST_LFSR_PATTERN_DONE_WOSET                 0U
+#define LPDDR4__PI_BIST_LFSR_PATTERN_DONE__REG DENALI_PI_96
+#define LPDDR4__PI_BIST_LFSR_PATTERN_DONE__FLD LPDDR4__DENALI_PI_96__PI_BIST_LFSR_PATTERN_DONE
+
+#define LPDDR4__DENALI_PI_97_READ_MASK                               0x000101FFU
+#define LPDDR4__DENALI_PI_97_WRITE_MASK                              0x000101FFU
+#define LPDDR4__DENALI_PI_97__PI_ADDR_SPACE_MASK                     0x000000FFU
+#define LPDDR4__DENALI_PI_97__PI_ADDR_SPACE_SHIFT                             0U
+#define LPDDR4__DENALI_PI_97__PI_ADDR_SPACE_WIDTH                             8U
+#define LPDDR4__PI_ADDR_SPACE__REG DENALI_PI_97
+#define LPDDR4__PI_ADDR_SPACE__FLD LPDDR4__DENALI_PI_97__PI_ADDR_SPACE
+
+#define LPDDR4__DENALI_PI_97__PI_BIST_DATA_CHECK_MASK                0x00000100U
+#define LPDDR4__DENALI_PI_97__PI_BIST_DATA_CHECK_SHIFT                        8U
+#define LPDDR4__DENALI_PI_97__PI_BIST_DATA_CHECK_WIDTH                        1U
+#define LPDDR4__DENALI_PI_97__PI_BIST_DATA_CHECK_WOCLR                        0U
+#define LPDDR4__DENALI_PI_97__PI_BIST_DATA_CHECK_WOSET                        0U
+#define LPDDR4__PI_BIST_DATA_CHECK__REG DENALI_PI_97
+#define LPDDR4__PI_BIST_DATA_CHECK__FLD LPDDR4__DENALI_PI_97__PI_BIST_DATA_CHECK
+
+#define LPDDR4__DENALI_PI_97__PI_BIST_ADDR_CHECK_MASK                0x00010000U
+#define LPDDR4__DENALI_PI_97__PI_BIST_ADDR_CHECK_SHIFT                       16U
+#define LPDDR4__DENALI_PI_97__PI_BIST_ADDR_CHECK_WIDTH                        1U
+#define LPDDR4__DENALI_PI_97__PI_BIST_ADDR_CHECK_WOCLR                        0U
+#define LPDDR4__DENALI_PI_97__PI_BIST_ADDR_CHECK_WOSET                        0U
+#define LPDDR4__PI_BIST_ADDR_CHECK__REG DENALI_PI_97
+#define LPDDR4__PI_BIST_ADDR_CHECK__FLD LPDDR4__DENALI_PI_97__PI_BIST_ADDR_CHECK
+
+#define LPDDR4__DENALI_PI_98_READ_MASK                               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_98_WRITE_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_98__PI_BIST_START_ADDRESS_0_MASK           0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_98__PI_BIST_START_ADDRESS_0_SHIFT                   0U
+#define LPDDR4__DENALI_PI_98__PI_BIST_START_ADDRESS_0_WIDTH                  32U
+#define LPDDR4__PI_BIST_START_ADDRESS_0__REG DENALI_PI_98
+#define LPDDR4__PI_BIST_START_ADDRESS_0__FLD LPDDR4__DENALI_PI_98__PI_BIST_START_ADDRESS_0
+
+#define LPDDR4__DENALI_PI_99_READ_MASK                               0x0000FF01U
+#define LPDDR4__DENALI_PI_99_WRITE_MASK                              0x0000FF01U
+#define LPDDR4__DENALI_PI_99__PI_BIST_START_ADDRESS_1_MASK           0x00000001U
+#define LPDDR4__DENALI_PI_99__PI_BIST_START_ADDRESS_1_SHIFT                   0U
+#define LPDDR4__DENALI_PI_99__PI_BIST_START_ADDRESS_1_WIDTH                   1U
+#define LPDDR4__DENALI_PI_99__PI_BIST_START_ADDRESS_1_WOCLR                   0U
+#define LPDDR4__DENALI_PI_99__PI_BIST_START_ADDRESS_1_WOSET                   0U
+#define LPDDR4__PI_BIST_START_ADDRESS_1__REG DENALI_PI_99
+#define LPDDR4__PI_BIST_START_ADDRESS_1__FLD LPDDR4__DENALI_PI_99__PI_BIST_START_ADDRESS_1
+
+#define LPDDR4__DENALI_PI_99__PI_MBIST_INIT_PATTERN_MASK             0x0000FF00U
+#define LPDDR4__DENALI_PI_99__PI_MBIST_INIT_PATTERN_SHIFT                     8U
+#define LPDDR4__DENALI_PI_99__PI_MBIST_INIT_PATTERN_WIDTH                     8U
+#define LPDDR4__PI_MBIST_INIT_PATTERN__REG DENALI_PI_99
+#define LPDDR4__PI_MBIST_INIT_PATTERN__FLD LPDDR4__DENALI_PI_99__PI_MBIST_INIT_PATTERN
+
+#define LPDDR4__DENALI_PI_100_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_100_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_100__PI_BIST_DATA_MASK_MASK                0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_100__PI_BIST_DATA_MASK_SHIFT                        0U
+#define LPDDR4__DENALI_PI_100__PI_BIST_DATA_MASK_WIDTH                       32U
+#define LPDDR4__PI_BIST_DATA_MASK__REG DENALI_PI_100
+#define LPDDR4__PI_BIST_DATA_MASK__FLD LPDDR4__DENALI_PI_100__PI_BIST_DATA_MASK
+
+#define LPDDR4__DENALI_PI_101_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_101_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_101__PI_BIST_ERR_COUNT_MASK                0x00000FFFU
+#define LPDDR4__DENALI_PI_101__PI_BIST_ERR_COUNT_SHIFT                        0U
+#define LPDDR4__DENALI_PI_101__PI_BIST_ERR_COUNT_WIDTH                       12U
+#define LPDDR4__PI_BIST_ERR_COUNT__REG DENALI_PI_101
+#define LPDDR4__PI_BIST_ERR_COUNT__FLD LPDDR4__DENALI_PI_101__PI_BIST_ERR_COUNT
+
+#define LPDDR4__DENALI_PI_101__PI_BIST_ERR_STOP_MASK                 0x0FFF0000U
+#define LPDDR4__DENALI_PI_101__PI_BIST_ERR_STOP_SHIFT                        16U
+#define LPDDR4__DENALI_PI_101__PI_BIST_ERR_STOP_WIDTH                        12U
+#define LPDDR4__PI_BIST_ERR_STOP__REG DENALI_PI_101
+#define LPDDR4__PI_BIST_ERR_STOP__FLD LPDDR4__DENALI_PI_101__PI_BIST_ERR_STOP
+
+#define LPDDR4__DENALI_PI_102_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_102_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_0_0__REG DENALI_PI_102
+#define LPDDR4__PI_BIST_ADDR_MASK_0_0__FLD LPDDR4__DENALI_PI_102__PI_BIST_ADDR_MASK_0_0
+
+#define LPDDR4__DENALI_PI_103_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_103_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_0_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_0_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_0_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_0_1__REG DENALI_PI_103
+#define LPDDR4__PI_BIST_ADDR_MASK_0_1__FLD LPDDR4__DENALI_PI_103__PI_BIST_ADDR_MASK_0_1
+
+#define LPDDR4__DENALI_PI_104_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_104_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_1_0__REG DENALI_PI_104
+#define LPDDR4__PI_BIST_ADDR_MASK_1_0__FLD LPDDR4__DENALI_PI_104__PI_BIST_ADDR_MASK_1_0
+
+#define LPDDR4__DENALI_PI_105_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_105_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_1_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_1_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_1_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_1_1__REG DENALI_PI_105
+#define LPDDR4__PI_BIST_ADDR_MASK_1_1__FLD LPDDR4__DENALI_PI_105__PI_BIST_ADDR_MASK_1_1
+
+#define LPDDR4__DENALI_PI_106_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_106_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_2_0__REG DENALI_PI_106
+#define LPDDR4__PI_BIST_ADDR_MASK_2_0__FLD LPDDR4__DENALI_PI_106__PI_BIST_ADDR_MASK_2_0
+
+#define LPDDR4__DENALI_PI_107_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_107_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_2_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_2_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_2_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_2_1__REG DENALI_PI_107
+#define LPDDR4__PI_BIST_ADDR_MASK_2_1__FLD LPDDR4__DENALI_PI_107__PI_BIST_ADDR_MASK_2_1
+
+#define LPDDR4__DENALI_PI_108_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_108_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_3_0__REG DENALI_PI_108
+#define LPDDR4__PI_BIST_ADDR_MASK_3_0__FLD LPDDR4__DENALI_PI_108__PI_BIST_ADDR_MASK_3_0
+
+#define LPDDR4__DENALI_PI_109_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_109_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_3_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_3_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_3_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_3_1__REG DENALI_PI_109
+#define LPDDR4__PI_BIST_ADDR_MASK_3_1__FLD LPDDR4__DENALI_PI_109__PI_BIST_ADDR_MASK_3_1
+
+#define LPDDR4__DENALI_PI_110_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_110_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_4_0__REG DENALI_PI_110
+#define LPDDR4__PI_BIST_ADDR_MASK_4_0__FLD LPDDR4__DENALI_PI_110__PI_BIST_ADDR_MASK_4_0
+
+#define LPDDR4__DENALI_PI_111_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_111_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_4_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_4_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_4_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_4_1__REG DENALI_PI_111
+#define LPDDR4__PI_BIST_ADDR_MASK_4_1__FLD LPDDR4__DENALI_PI_111__PI_BIST_ADDR_MASK_4_1
+
+#define LPDDR4__DENALI_PI_112_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_112_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_5_0__REG DENALI_PI_112
+#define LPDDR4__PI_BIST_ADDR_MASK_5_0__FLD LPDDR4__DENALI_PI_112__PI_BIST_ADDR_MASK_5_0
+
+#define LPDDR4__DENALI_PI_113_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_113_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_5_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_5_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_5_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_5_1__REG DENALI_PI_113
+#define LPDDR4__PI_BIST_ADDR_MASK_5_1__FLD LPDDR4__DENALI_PI_113__PI_BIST_ADDR_MASK_5_1
+
+#define LPDDR4__DENALI_PI_114_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_114_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_6_0__REG DENALI_PI_114
+#define LPDDR4__PI_BIST_ADDR_MASK_6_0__FLD LPDDR4__DENALI_PI_114__PI_BIST_ADDR_MASK_6_0
+
+#define LPDDR4__DENALI_PI_115_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_115_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_6_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_6_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_6_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_6_1__REG DENALI_PI_115
+#define LPDDR4__PI_BIST_ADDR_MASK_6_1__FLD LPDDR4__DENALI_PI_115__PI_BIST_ADDR_MASK_6_1
+
+#define LPDDR4__DENALI_PI_116_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_116_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_7_0__REG DENALI_PI_116
+#define LPDDR4__PI_BIST_ADDR_MASK_7_0__FLD LPDDR4__DENALI_PI_116__PI_BIST_ADDR_MASK_7_0
+
+#define LPDDR4__DENALI_PI_117_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_117_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_7_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_7_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_7_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_7_1__REG DENALI_PI_117
+#define LPDDR4__PI_BIST_ADDR_MASK_7_1__FLD LPDDR4__DENALI_PI_117__PI_BIST_ADDR_MASK_7_1
+
+#define LPDDR4__DENALI_PI_118_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_118_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_8_0__REG DENALI_PI_118
+#define LPDDR4__PI_BIST_ADDR_MASK_8_0__FLD LPDDR4__DENALI_PI_118__PI_BIST_ADDR_MASK_8_0
+
+#define LPDDR4__DENALI_PI_119_READ_MASK                              0x00000003U
+#define LPDDR4__DENALI_PI_119_WRITE_MASK                             0x00000003U
+#define LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_8_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_8_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_8_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_8_1__REG DENALI_PI_119
+#define LPDDR4__PI_BIST_ADDR_MASK_8_1__FLD LPDDR4__DENALI_PI_119__PI_BIST_ADDR_MASK_8_1
+
+#define LPDDR4__DENALI_PI_120_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_120_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_0_MASK            0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_0_WIDTH                   32U
+#define LPDDR4__PI_BIST_ADDR_MASK_9_0__REG DENALI_PI_120
+#define LPDDR4__PI_BIST_ADDR_MASK_9_0__FLD LPDDR4__DENALI_PI_120__PI_BIST_ADDR_MASK_9_0
+
+#define LPDDR4__DENALI_PI_121_READ_MASK                              0x03030703U
+#define LPDDR4__DENALI_PI_121_WRITE_MASK                             0x03030703U
+#define LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MASK_9_1_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MASK_9_1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MASK_9_1_WIDTH                    2U
+#define LPDDR4__PI_BIST_ADDR_MASK_9_1__REG DENALI_PI_121
+#define LPDDR4__PI_BIST_ADDR_MASK_9_1__FLD LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MASK_9_1
+
+#define LPDDR4__DENALI_PI_121__PI_BIST_MODE_MASK                     0x00000700U
+#define LPDDR4__DENALI_PI_121__PI_BIST_MODE_SHIFT                             8U
+#define LPDDR4__DENALI_PI_121__PI_BIST_MODE_WIDTH                             3U
+#define LPDDR4__PI_BIST_MODE__REG DENALI_PI_121
+#define LPDDR4__PI_BIST_MODE__FLD LPDDR4__DENALI_PI_121__PI_BIST_MODE
+
+#define LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MODE_MASK                0x00030000U
+#define LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MODE_SHIFT                       16U
+#define LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MODE_WIDTH                        2U
+#define LPDDR4__PI_BIST_ADDR_MODE__REG DENALI_PI_121
+#define LPDDR4__PI_BIST_ADDR_MODE__FLD LPDDR4__DENALI_PI_121__PI_BIST_ADDR_MODE
+
+#define LPDDR4__DENALI_PI_121__PI_BIST_PAT_MODE_MASK                 0x03000000U
+#define LPDDR4__DENALI_PI_121__PI_BIST_PAT_MODE_SHIFT                        24U
+#define LPDDR4__DENALI_PI_121__PI_BIST_PAT_MODE_WIDTH                         2U
+#define LPDDR4__PI_BIST_PAT_MODE__REG DENALI_PI_121
+#define LPDDR4__PI_BIST_PAT_MODE__FLD LPDDR4__DENALI_PI_121__PI_BIST_PAT_MODE
+
+#define LPDDR4__DENALI_PI_122_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_122_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_0_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_0_SHIFT                       0U
+#define LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_0_WIDTH                      32U
+#define LPDDR4__PI_BIST_USER_PAT_0__REG DENALI_PI_122
+#define LPDDR4__PI_BIST_USER_PAT_0__FLD LPDDR4__DENALI_PI_122__PI_BIST_USER_PAT_0
+
+#define LPDDR4__DENALI_PI_123_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_123_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_1_MASK               0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_1_SHIFT                       0U
+#define LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_1_WIDTH                      32U
+#define LPDDR4__PI_BIST_USER_PAT_1__REG DENALI_PI_123
+#define LPDDR4__PI_BIST_USER_PAT_1__FLD LPDDR4__DENALI_PI_123__PI_BIST_USER_PAT_1
+
+#define LPDDR4__DENALI_PI_124_READ_MASK                              0x0000003FU
+#define LPDDR4__DENALI_PI_124_WRITE_MASK                             0x0000003FU
+#define LPDDR4__DENALI_PI_124__PI_BIST_PAT_NUM_MASK                  0x0000003FU
+#define LPDDR4__DENALI_PI_124__PI_BIST_PAT_NUM_SHIFT                          0U
+#define LPDDR4__DENALI_PI_124__PI_BIST_PAT_NUM_WIDTH                          6U
+#define LPDDR4__PI_BIST_PAT_NUM__REG DENALI_PI_124
+#define LPDDR4__PI_BIST_PAT_NUM__FLD LPDDR4__DENALI_PI_124__PI_BIST_PAT_NUM
+
+#define LPDDR4__DENALI_PI_125_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_125_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_125__PI_BIST_STAGE_0_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_125__PI_BIST_STAGE_0_SHIFT                          0U
+#define LPDDR4__DENALI_PI_125__PI_BIST_STAGE_0_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_0__REG DENALI_PI_125
+#define LPDDR4__PI_BIST_STAGE_0__FLD LPDDR4__DENALI_PI_125__PI_BIST_STAGE_0
+
+#define LPDDR4__DENALI_PI_126_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_126_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_126__PI_BIST_STAGE_1_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_126__PI_BIST_STAGE_1_SHIFT                          0U
+#define LPDDR4__DENALI_PI_126__PI_BIST_STAGE_1_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_1__REG DENALI_PI_126
+#define LPDDR4__PI_BIST_STAGE_1__FLD LPDDR4__DENALI_PI_126__PI_BIST_STAGE_1
+
+#define LPDDR4__DENALI_PI_127_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_127_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_127__PI_BIST_STAGE_2_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_127__PI_BIST_STAGE_2_SHIFT                          0U
+#define LPDDR4__DENALI_PI_127__PI_BIST_STAGE_2_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_2__REG DENALI_PI_127
+#define LPDDR4__PI_BIST_STAGE_2__FLD LPDDR4__DENALI_PI_127__PI_BIST_STAGE_2
+
+#define LPDDR4__DENALI_PI_128_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_128_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_128__PI_BIST_STAGE_3_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_128__PI_BIST_STAGE_3_SHIFT                          0U
+#define LPDDR4__DENALI_PI_128__PI_BIST_STAGE_3_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_3__REG DENALI_PI_128
+#define LPDDR4__PI_BIST_STAGE_3__FLD LPDDR4__DENALI_PI_128__PI_BIST_STAGE_3
+
+#define LPDDR4__DENALI_PI_129_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_129_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_129__PI_BIST_STAGE_4_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_129__PI_BIST_STAGE_4_SHIFT                          0U
+#define LPDDR4__DENALI_PI_129__PI_BIST_STAGE_4_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_4__REG DENALI_PI_129
+#define LPDDR4__PI_BIST_STAGE_4__FLD LPDDR4__DENALI_PI_129__PI_BIST_STAGE_4
+
+#define LPDDR4__DENALI_PI_130_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_130_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_130__PI_BIST_STAGE_5_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_130__PI_BIST_STAGE_5_SHIFT                          0U
+#define LPDDR4__DENALI_PI_130__PI_BIST_STAGE_5_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_5__REG DENALI_PI_130
+#define LPDDR4__PI_BIST_STAGE_5__FLD LPDDR4__DENALI_PI_130__PI_BIST_STAGE_5
+
+#define LPDDR4__DENALI_PI_131_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_131_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_131__PI_BIST_STAGE_6_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_131__PI_BIST_STAGE_6_SHIFT                          0U
+#define LPDDR4__DENALI_PI_131__PI_BIST_STAGE_6_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_6__REG DENALI_PI_131
+#define LPDDR4__PI_BIST_STAGE_6__FLD LPDDR4__DENALI_PI_131__PI_BIST_STAGE_6
+
+#define LPDDR4__DENALI_PI_132_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_132_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_132__PI_BIST_STAGE_7_MASK                  0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_132__PI_BIST_STAGE_7_SHIFT                          0U
+#define LPDDR4__DENALI_PI_132__PI_BIST_STAGE_7_WIDTH                         30U
+#define LPDDR4__PI_BIST_STAGE_7__REG DENALI_PI_132
+#define LPDDR4__PI_BIST_STAGE_7__FLD LPDDR4__DENALI_PI_132__PI_BIST_STAGE_7
+
+#define LPDDR4__DENALI_PI_133_READ_MASK                              0x0101010FU
+#define LPDDR4__DENALI_PI_133_WRITE_MASK                             0x0101010FU
+#define LPDDR4__DENALI_PI_133__PI_COL_DIFF_MASK                      0x0000000FU
+#define LPDDR4__DENALI_PI_133__PI_COL_DIFF_SHIFT                              0U
+#define LPDDR4__DENALI_PI_133__PI_COL_DIFF_WIDTH                              4U
+#define LPDDR4__PI_COL_DIFF__REG DENALI_PI_133
+#define LPDDR4__PI_COL_DIFF__FLD LPDDR4__DENALI_PI_133__PI_COL_DIFF
+
+#define LPDDR4__DENALI_PI_133__PI_BG_ROTATE_EN_MASK                  0x00000100U
+#define LPDDR4__DENALI_PI_133__PI_BG_ROTATE_EN_SHIFT                          8U
+#define LPDDR4__DENALI_PI_133__PI_BG_ROTATE_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_133__PI_BG_ROTATE_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_133__PI_BG_ROTATE_EN_WOSET                          0U
+#define LPDDR4__PI_BG_ROTATE_EN__REG DENALI_PI_133
+#define LPDDR4__PI_BG_ROTATE_EN__FLD LPDDR4__DENALI_PI_133__PI_BG_ROTATE_EN
+
+#define LPDDR4__DENALI_PI_133__PI_CRC_CALC_MASK                      0x00010000U
+#define LPDDR4__DENALI_PI_133__PI_CRC_CALC_SHIFT                             16U
+#define LPDDR4__DENALI_PI_133__PI_CRC_CALC_WIDTH                              1U
+#define LPDDR4__DENALI_PI_133__PI_CRC_CALC_WOCLR                              0U
+#define LPDDR4__DENALI_PI_133__PI_CRC_CALC_WOSET                              0U
+#define LPDDR4__PI_CRC_CALC__REG DENALI_PI_133
+#define LPDDR4__PI_CRC_CALC__FLD LPDDR4__DENALI_PI_133__PI_CRC_CALC
+
+#define LPDDR4__DENALI_PI_133__PI_SELF_REFRESH_EN_MASK               0x01000000U
+#define LPDDR4__DENALI_PI_133__PI_SELF_REFRESH_EN_SHIFT                      24U
+#define LPDDR4__DENALI_PI_133__PI_SELF_REFRESH_EN_WIDTH                       1U
+#define LPDDR4__DENALI_PI_133__PI_SELF_REFRESH_EN_WOCLR                       0U
+#define LPDDR4__DENALI_PI_133__PI_SELF_REFRESH_EN_WOSET                       0U
+#define LPDDR4__PI_SELF_REFRESH_EN__REG DENALI_PI_133
+#define LPDDR4__PI_SELF_REFRESH_EN__FLD LPDDR4__DENALI_PI_133__PI_SELF_REFRESH_EN
+
+#define LPDDR4__DENALI_PI_134_READ_MASK                              0x00010101U
+#define LPDDR4__DENALI_PI_134_WRITE_MASK                             0x00010101U
+#define LPDDR4__DENALI_PI_134__PI_MC_PWRUP_SREFRESH_EXIT_MASK        0x00000001U
+#define LPDDR4__DENALI_PI_134__PI_MC_PWRUP_SREFRESH_EXIT_SHIFT                0U
+#define LPDDR4__DENALI_PI_134__PI_MC_PWRUP_SREFRESH_EXIT_WIDTH                1U
+#define LPDDR4__DENALI_PI_134__PI_MC_PWRUP_SREFRESH_EXIT_WOCLR                0U
+#define LPDDR4__DENALI_PI_134__PI_MC_PWRUP_SREFRESH_EXIT_WOSET                0U
+#define LPDDR4__PI_MC_PWRUP_SREFRESH_EXIT__REG DENALI_PI_134
+#define LPDDR4__PI_MC_PWRUP_SREFRESH_EXIT__FLD LPDDR4__DENALI_PI_134__PI_MC_PWRUP_SREFRESH_EXIT
+
+#define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_MASK           0x00000100U
+#define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_SHIFT                   8U
+#define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_WIDTH                   1U
+#define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_WOCLR                   0U
+#define LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT_WOSET                   0U
+#define LPDDR4__PI_PWRUP_SREFRESH_EXIT__REG DENALI_PI_134
+#define LPDDR4__PI_PWRUP_SREFRESH_EXIT__FLD LPDDR4__DENALI_PI_134__PI_PWRUP_SREFRESH_EXIT
+
+#define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_MASK      0x00010000U
+#define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_SHIFT             16U
+#define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_WIDTH              1U
+#define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_WOCLR              0U
+#define LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH_WOSET              0U
+#define LPDDR4__PI_SREFRESH_EXIT_NO_REFRESH__REG DENALI_PI_134
+#define LPDDR4__PI_SREFRESH_EXIT_NO_REFRESH__FLD LPDDR4__DENALI_PI_134__PI_SREFRESH_EXIT_NO_REFRESH
+
+#define LPDDR4__DENALI_PI_134__PI_SREF_ENTRY_REQ_MASK                0x01000000U
+#define LPDDR4__DENALI_PI_134__PI_SREF_ENTRY_REQ_SHIFT                       24U
+#define LPDDR4__DENALI_PI_134__PI_SREF_ENTRY_REQ_WIDTH                        1U
+#define LPDDR4__DENALI_PI_134__PI_SREF_ENTRY_REQ_WOCLR                        0U
+#define LPDDR4__DENALI_PI_134__PI_SREF_ENTRY_REQ_WOSET                        0U
+#define LPDDR4__PI_SREF_ENTRY_REQ__REG DENALI_PI_134
+#define LPDDR4__PI_SREF_ENTRY_REQ__FLD LPDDR4__DENALI_PI_134__PI_SREF_ENTRY_REQ
+
+#define LPDDR4__DENALI_PI_135_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_135_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_MASK                0x00000001U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_SHIFT                        0U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_WIDTH                        1U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_WOCLR                        0U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT_WOSET                        0U
+#define LPDDR4__PI_NO_MRW_BT_INIT__REG DENALI_PI_135
+#define LPDDR4__PI_NO_MRW_BT_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_MRW_BT_INIT
+
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_MASK                   0x00000100U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_SHIFT                           8U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_WIDTH                           1U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_WOCLR                           0U
+#define LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT_WOSET                           0U
+#define LPDDR4__PI_NO_MRW_INIT__REG DENALI_PI_135
+#define LPDDR4__PI_NO_MRW_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_MRW_INIT
+
+#define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_MASK         0x00010000U
+#define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_SHIFT                16U
+#define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_WIDTH                 1U
+#define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_WOCLR                 0U
+#define LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT_WOSET                 0U
+#define LPDDR4__PI_NO_PHY_IND_TRAIN_INIT__REG DENALI_PI_135
+#define LPDDR4__PI_NO_PHY_IND_TRAIN_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_PHY_IND_TRAIN_INIT
+
+#define LPDDR4__DENALI_PI_135__PI_NO_AUTO_MRR_INIT_MASK              0x01000000U
+#define LPDDR4__DENALI_PI_135__PI_NO_AUTO_MRR_INIT_SHIFT                     24U
+#define LPDDR4__DENALI_PI_135__PI_NO_AUTO_MRR_INIT_WIDTH                      1U
+#define LPDDR4__DENALI_PI_135__PI_NO_AUTO_MRR_INIT_WOCLR                      0U
+#define LPDDR4__DENALI_PI_135__PI_NO_AUTO_MRR_INIT_WOSET                      0U
+#define LPDDR4__PI_NO_AUTO_MRR_INIT__REG DENALI_PI_135
+#define LPDDR4__PI_NO_AUTO_MRR_INIT__FLD LPDDR4__DENALI_PI_135__PI_NO_AUTO_MRR_INIT
+
+#define LPDDR4__DENALI_PI_136_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_136_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_136__PI_TRST_PWRON_MASK                    0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_136__PI_TRST_PWRON_SHIFT                            0U
+#define LPDDR4__DENALI_PI_136__PI_TRST_PWRON_WIDTH                           32U
+#define LPDDR4__PI_TRST_PWRON__REG DENALI_PI_136
+#define LPDDR4__PI_TRST_PWRON__FLD LPDDR4__DENALI_PI_136__PI_TRST_PWRON
+
+#define LPDDR4__DENALI_PI_137_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_137_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_137__PI_CKE_INACTIVE_MASK                  0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_137__PI_CKE_INACTIVE_SHIFT                          0U
+#define LPDDR4__DENALI_PI_137__PI_CKE_INACTIVE_WIDTH                         32U
+#define LPDDR4__PI_CKE_INACTIVE__REG DENALI_PI_137
+#define LPDDR4__PI_CKE_INACTIVE__FLD LPDDR4__DENALI_PI_137__PI_CKE_INACTIVE
+
+#define LPDDR4__DENALI_PI_138_READ_MASK                              0xFFFF0101U
+#define LPDDR4__DENALI_PI_138_WRITE_MASK                             0xFFFF0101U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_MASK                       0x00000001U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_SHIFT                               0U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_WIDTH                               1U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_WOCLR                               0U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_WOSET                               0U
+#define LPDDR4__PI_DLL_RST__REG DENALI_PI_138
+#define LPDDR4__PI_DLL_RST__FLD LPDDR4__DENALI_PI_138__PI_DLL_RST
+
+#define LPDDR4__DENALI_PI_138__PI_DRAM_INIT_EN_MASK                  0x00000100U
+#define LPDDR4__DENALI_PI_138__PI_DRAM_INIT_EN_SHIFT                          8U
+#define LPDDR4__DENALI_PI_138__PI_DRAM_INIT_EN_WIDTH                          1U
+#define LPDDR4__DENALI_PI_138__PI_DRAM_INIT_EN_WOCLR                          0U
+#define LPDDR4__DENALI_PI_138__PI_DRAM_INIT_EN_WOSET                          0U
+#define LPDDR4__PI_DRAM_INIT_EN__REG DENALI_PI_138
+#define LPDDR4__PI_DRAM_INIT_EN__FLD LPDDR4__DENALI_PI_138__PI_DRAM_INIT_EN
+
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_DELAY_MASK                 0xFFFF0000U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_DELAY_SHIFT                        16U
+#define LPDDR4__DENALI_PI_138__PI_DLL_RST_DELAY_WIDTH                        16U
+#define LPDDR4__PI_DLL_RST_DELAY__REG DENALI_PI_138
+#define LPDDR4__PI_DLL_RST_DELAY__FLD LPDDR4__DENALI_PI_138__PI_DLL_RST_DELAY
+
+#define LPDDR4__DENALI_PI_139_READ_MASK                              0x000000FFU
+#define LPDDR4__DENALI_PI_139_WRITE_MASK                             0x000000FFU
+#define LPDDR4__DENALI_PI_139__PI_DLL_RST_ADJ_DLY_MASK               0x000000FFU
+#define LPDDR4__DENALI_PI_139__PI_DLL_RST_ADJ_DLY_SHIFT                       0U
+#define LPDDR4__DENALI_PI_139__PI_DLL_RST_ADJ_DLY_WIDTH                       8U
+#define LPDDR4__PI_DLL_RST_ADJ_DLY__REG DENALI_PI_139
+#define LPDDR4__PI_DLL_RST_ADJ_DLY__FLD LPDDR4__DENALI_PI_139__PI_DLL_RST_ADJ_DLY
+
+#define LPDDR4__DENALI_PI_140_READ_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_PI_140_WRITE_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PI_140__PI_WRITE_MODEREG_MASK                 0x03FFFFFFU
+#define LPDDR4__DENALI_PI_140__PI_WRITE_MODEREG_SHIFT                         0U
+#define LPDDR4__DENALI_PI_140__PI_WRITE_MODEREG_WIDTH                        26U
+#define LPDDR4__PI_WRITE_MODEREG__REG DENALI_PI_140
+#define LPDDR4__PI_WRITE_MODEREG__FLD LPDDR4__DENALI_PI_140__PI_WRITE_MODEREG
+
+#define LPDDR4__DENALI_PI_141_READ_MASK                              0x000001FFU
+#define LPDDR4__DENALI_PI_141_WRITE_MASK                             0x000001FFU
+#define LPDDR4__DENALI_PI_141__PI_MRW_STATUS_MASK                    0x000000FFU
+#define LPDDR4__DENALI_PI_141__PI_MRW_STATUS_SHIFT                            0U
+#define LPDDR4__DENALI_PI_141__PI_MRW_STATUS_WIDTH                            8U
+#define LPDDR4__PI_MRW_STATUS__REG DENALI_PI_141
+#define LPDDR4__PI_MRW_STATUS__FLD LPDDR4__DENALI_PI_141__PI_MRW_STATUS
+
+#define LPDDR4__DENALI_PI_141__PI_RESERVED27_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_141__PI_RESERVED27_SHIFT                            8U
+#define LPDDR4__DENALI_PI_141__PI_RESERVED27_WIDTH                            1U
+#define LPDDR4__DENALI_PI_141__PI_RESERVED27_WOCLR                            0U
+#define LPDDR4__DENALI_PI_141__PI_RESERVED27_WOSET                            0U
+#define LPDDR4__PI_RESERVED27__REG DENALI_PI_141
+#define LPDDR4__PI_RESERVED27__FLD LPDDR4__DENALI_PI_141__PI_RESERVED27
+
+#define LPDDR4__DENALI_PI_142_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_142_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_142__PI_READ_MODEREG_MASK                  0x0001FFFFU
+#define LPDDR4__DENALI_PI_142__PI_READ_MODEREG_SHIFT                          0U
+#define LPDDR4__DENALI_PI_142__PI_READ_MODEREG_WIDTH                         17U
+#define LPDDR4__PI_READ_MODEREG__REG DENALI_PI_142
+#define LPDDR4__PI_READ_MODEREG__FLD LPDDR4__DENALI_PI_142__PI_READ_MODEREG
+
+#define LPDDR4__DENALI_PI_143_READ_MASK                              0x01FFFFFFU
+#define LPDDR4__DENALI_PI_143_WRITE_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0_MASK         0x00FFFFFFU
+#define LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0_SHIFT                 0U
+#define LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0_WIDTH                24U
+#define LPDDR4__PI_PERIPHERAL_MRR_DATA_0__REG DENALI_PI_143
+#define LPDDR4__PI_PERIPHERAL_MRR_DATA_0__FLD LPDDR4__DENALI_PI_143__PI_PERIPHERAL_MRR_DATA_0
+
+#define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_SHIFT                           24U
+#define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_WIDTH                            1U
+#define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_WOCLR                            0U
+#define LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT_WOSET                            0U
+#define LPDDR4__PI_NO_ZQ_INIT__REG DENALI_PI_143
+#define LPDDR4__PI_NO_ZQ_INIT__FLD LPDDR4__DENALI_PI_143__PI_NO_ZQ_INIT
+
+#define LPDDR4__DENALI_PI_144_READ_MASK                              0x01010003U
+#define LPDDR4__DENALI_PI_144_WRITE_MASK                             0x01010003U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED28_MASK                    0x00000003U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED28_SHIFT                            0U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED28_WIDTH                            2U
+#define LPDDR4__PI_RESERVED28__REG DENALI_PI_144
+#define LPDDR4__PI_RESERVED28__FLD LPDDR4__DENALI_PI_144__PI_RESERVED28
+
+#define LPDDR4__DENALI_PI_144__PI_RESERVED29_MASK                    0x00000F00U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED29_SHIFT                            8U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED29_WIDTH                            4U
+#define LPDDR4__PI_RESERVED29__REG DENALI_PI_144
+#define LPDDR4__PI_RESERVED29__FLD LPDDR4__DENALI_PI_144__PI_RESERVED29
+
+#define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_MASK                0x00010000U
+#define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_SHIFT                       16U
+#define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_WIDTH                        1U
+#define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_WOCLR                        0U
+#define LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING_WOSET                        0U
+#define LPDDR4__PI_ZQ_REQ_PENDING__REG DENALI_PI_144
+#define LPDDR4__PI_ZQ_REQ_PENDING__FLD LPDDR4__DENALI_PI_144__PI_ZQ_REQ_PENDING
+
+#define LPDDR4__DENALI_PI_144__PI_RESERVED30_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED30_SHIFT                           24U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED30_WIDTH                            1U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED30_WOCLR                            0U
+#define LPDDR4__DENALI_PI_144__PI_RESERVED30_WOSET                            0U
+#define LPDDR4__PI_RESERVED30__REG DENALI_PI_144
+#define LPDDR4__PI_RESERVED30__FLD LPDDR4__DENALI_PI_144__PI_RESERVED30
+
+#define LPDDR4__DENALI_PI_145_READ_MASK                              0xFF010F07U
+#define LPDDR4__DENALI_PI_145_WRITE_MASK                             0xFF010F07U
+#define LPDDR4__DENALI_PI_145__PI_RESERVED31_MASK                    0x00000007U
+#define LPDDR4__DENALI_PI_145__PI_RESERVED31_SHIFT                            0U
+#define LPDDR4__DENALI_PI_145__PI_RESERVED31_WIDTH                            3U
+#define LPDDR4__PI_RESERVED31__REG DENALI_PI_145
+#define LPDDR4__PI_RESERVED31__FLD LPDDR4__DENALI_PI_145__PI_RESERVED31
+
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0_MASK             0x00000F00U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0_SHIFT                     8U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_0__REG DENALI_PI_145
+#define LPDDR4__PI_MONITOR_SRC_SEL_0__FLD LPDDR4__DENALI_PI_145__PI_MONITOR_SRC_SEL_0
+
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_MASK             0x00010000U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_SHIFT                    16U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_WIDTH                     1U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_WOCLR                     0U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_0__REG DENALI_PI_145
+#define LPDDR4__PI_MONITOR_CAP_SEL_0__FLD LPDDR4__DENALI_PI_145__PI_MONITOR_CAP_SEL_0
+
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_0_MASK                     0xFF000000U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_0_SHIFT                            24U
+#define LPDDR4__DENALI_PI_145__PI_MONITOR_0_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_0__REG DENALI_PI_145
+#define LPDDR4__PI_MONITOR_0__FLD LPDDR4__DENALI_PI_145__PI_MONITOR_0
+
+#define LPDDR4__DENALI_PI_146_READ_MASK                              0x0FFF010FU
+#define LPDDR4__DENALI_PI_146_WRITE_MASK                             0x0FFF010FU
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1_MASK             0x0000000FU
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1_SHIFT                     0U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_1__REG DENALI_PI_146
+#define LPDDR4__PI_MONITOR_SRC_SEL_1__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_1
+
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_MASK             0x00000100U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_SHIFT                     8U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_WIDTH                     1U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_WOCLR                     0U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_1__REG DENALI_PI_146
+#define LPDDR4__PI_MONITOR_CAP_SEL_1__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_CAP_SEL_1
+
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_1_MASK                     0x00FF0000U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_1_SHIFT                            16U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_1_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_1__REG DENALI_PI_146
+#define LPDDR4__PI_MONITOR_1__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_1
+
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2_MASK             0x0F000000U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2_SHIFT                    24U
+#define LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_2__REG DENALI_PI_146
+#define LPDDR4__PI_MONITOR_SRC_SEL_2__FLD LPDDR4__DENALI_PI_146__PI_MONITOR_SRC_SEL_2
+
+#define LPDDR4__DENALI_PI_147_READ_MASK                              0x010FFF01U
+#define LPDDR4__DENALI_PI_147_WRITE_MASK                             0x010FFF01U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_MASK             0x00000001U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_SHIFT                     0U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_WIDTH                     1U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_WOCLR                     0U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_2__REG DENALI_PI_147
+#define LPDDR4__PI_MONITOR_CAP_SEL_2__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_2
+
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_2_MASK                     0x0000FF00U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_2_SHIFT                             8U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_2_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_2__REG DENALI_PI_147
+#define LPDDR4__PI_MONITOR_2__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_2
+
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3_MASK             0x000F0000U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3_SHIFT                    16U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_3__REG DENALI_PI_147
+#define LPDDR4__PI_MONITOR_SRC_SEL_3__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_SRC_SEL_3
+
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_MASK             0x01000000U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_SHIFT                    24U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_WIDTH                     1U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_WOCLR                     0U
+#define LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_3__REG DENALI_PI_147
+#define LPDDR4__PI_MONITOR_CAP_SEL_3__FLD LPDDR4__DENALI_PI_147__PI_MONITOR_CAP_SEL_3
+
+#define LPDDR4__DENALI_PI_148_READ_MASK                              0xFF010FFFU
+#define LPDDR4__DENALI_PI_148_WRITE_MASK                             0xFF010FFFU
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_3_MASK                     0x000000FFU
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_3_SHIFT                             0U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_3_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_3__REG DENALI_PI_148
+#define LPDDR4__PI_MONITOR_3__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_3
+
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4_MASK             0x00000F00U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4_SHIFT                     8U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_4__REG DENALI_PI_148
+#define LPDDR4__PI_MONITOR_SRC_SEL_4__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_SRC_SEL_4
+
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_MASK             0x00010000U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_SHIFT                    16U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_WIDTH                     1U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_WOCLR                     0U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_4__REG DENALI_PI_148
+#define LPDDR4__PI_MONITOR_CAP_SEL_4__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_CAP_SEL_4
+
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_4_MASK                     0xFF000000U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_4_SHIFT                            24U
+#define LPDDR4__DENALI_PI_148__PI_MONITOR_4_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_4__REG DENALI_PI_148
+#define LPDDR4__PI_MONITOR_4__FLD LPDDR4__DENALI_PI_148__PI_MONITOR_4
+
+#define LPDDR4__DENALI_PI_149_READ_MASK                              0x0FFF010FU
+#define LPDDR4__DENALI_PI_149_WRITE_MASK                             0x0FFF010FU
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5_MASK             0x0000000FU
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5_SHIFT                     0U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_5__REG DENALI_PI_149
+#define LPDDR4__PI_MONITOR_SRC_SEL_5__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_5
+
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_MASK             0x00000100U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_SHIFT                     8U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_WIDTH                     1U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_WOCLR                     0U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_5__REG DENALI_PI_149
+#define LPDDR4__PI_MONITOR_CAP_SEL_5__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_CAP_SEL_5
+
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_5_MASK                     0x00FF0000U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_5_SHIFT                            16U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_5_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_5__REG DENALI_PI_149
+#define LPDDR4__PI_MONITOR_5__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_5
+
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6_MASK             0x0F000000U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6_SHIFT                    24U
+#define LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_6__REG DENALI_PI_149
+#define LPDDR4__PI_MONITOR_SRC_SEL_6__FLD LPDDR4__DENALI_PI_149__PI_MONITOR_SRC_SEL_6
+
+#define LPDDR4__DENALI_PI_150_READ_MASK                              0x010FFF01U
+#define LPDDR4__DENALI_PI_150_WRITE_MASK                             0x010FFF01U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_MASK             0x00000001U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_SHIFT                     0U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_WIDTH                     1U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_WOCLR                     0U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_6__REG DENALI_PI_150
+#define LPDDR4__PI_MONITOR_CAP_SEL_6__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_6
+
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_6_MASK                     0x0000FF00U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_6_SHIFT                             8U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_6_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_6__REG DENALI_PI_150
+#define LPDDR4__PI_MONITOR_6__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_6
+
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7_MASK             0x000F0000U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7_SHIFT                    16U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7_WIDTH                     4U
+#define LPDDR4__PI_MONITOR_SRC_SEL_7__REG DENALI_PI_150
+#define LPDDR4__PI_MONITOR_SRC_SEL_7__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_SRC_SEL_7
+
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_MASK             0x01000000U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_SHIFT                    24U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_WIDTH                     1U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_WOCLR                     0U
+#define LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7_WOSET                     0U
+#define LPDDR4__PI_MONITOR_CAP_SEL_7__REG DENALI_PI_150
+#define LPDDR4__PI_MONITOR_CAP_SEL_7__FLD LPDDR4__DENALI_PI_150__PI_MONITOR_CAP_SEL_7
+
+#define LPDDR4__DENALI_PI_151_READ_MASK                              0x000000FFU
+#define LPDDR4__DENALI_PI_151_WRITE_MASK                             0x000000FFU
+#define LPDDR4__DENALI_PI_151__PI_MONITOR_7_MASK                     0x000000FFU
+#define LPDDR4__DENALI_PI_151__PI_MONITOR_7_SHIFT                             0U
+#define LPDDR4__DENALI_PI_151__PI_MONITOR_7_WIDTH                             8U
+#define LPDDR4__PI_MONITOR_7__REG DENALI_PI_151
+#define LPDDR4__PI_MONITOR_7__FLD LPDDR4__DENALI_PI_151__PI_MONITOR_7
+
+#define LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE_SHIFT                        0U
+#define LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE_WIDTH                        8U
+#define LPDDR4__PI_MONITOR_STROBE__REG DENALI_PI_152
+#define LPDDR4__PI_MONITOR_STROBE__FLD LPDDR4__DENALI_PI_152__PI_MONITOR_STROBE
+
+#define LPDDR4__DENALI_PI_153_READ_MASK                              0x011F1F01U
+#define LPDDR4__DENALI_PI_153_WRITE_MASK                             0x011F1F01U
+#define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_MASK                      0x00000001U
+#define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_SHIFT                              0U
+#define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_WIDTH                              1U
+#define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_WOCLR                              0U
+#define LPDDR4__DENALI_PI_153__PI_DLL_LOCK_WOSET                              0U
+#define LPDDR4__PI_DLL_LOCK__REG DENALI_PI_153
+#define LPDDR4__PI_DLL_LOCK__FLD LPDDR4__DENALI_PI_153__PI_DLL_LOCK
+
+#define LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS_MASK            0x00001F00U
+#define LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS_SHIFT                    8U
+#define LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS_WIDTH                    5U
+#define LPDDR4__PI_FREQ_NUMBER_STATUS__REG DENALI_PI_153
+#define LPDDR4__PI_FREQ_NUMBER_STATUS__FLD LPDDR4__DENALI_PI_153__PI_FREQ_NUMBER_STATUS
+
+#define LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM_MASK            0x001F0000U
+#define LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM_SHIFT                   16U
+#define LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM_WIDTH                    5U
+#define LPDDR4__PI_FREQ_RETENTION_NUM__REG DENALI_PI_153
+#define LPDDR4__PI_FREQ_RETENTION_NUM__FLD LPDDR4__DENALI_PI_153__PI_FREQ_RETENTION_NUM
+
+#define LPDDR4__DENALI_PI_153__PI_RESERVED32_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_153__PI_RESERVED32_SHIFT                           24U
+#define LPDDR4__DENALI_PI_153__PI_RESERVED32_WIDTH                            1U
+#define LPDDR4__DENALI_PI_153__PI_RESERVED32_WOCLR                            0U
+#define LPDDR4__DENALI_PI_153__PI_RESERVED32_WOSET                            0U
+#define LPDDR4__PI_RESERVED32__REG DENALI_PI_153
+#define LPDDR4__PI_RESERVED32__FLD LPDDR4__DENALI_PI_153__PI_RESERVED32
+
+#define LPDDR4__DENALI_PI_154_READ_MASK                              0x01010103U
+#define LPDDR4__DENALI_PI_154_WRITE_MASK                             0x01010103U
+#define LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE_MASK                  0x00000003U
+#define LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE_SHIFT                          0U
+#define LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE_WIDTH                          2U
+#define LPDDR4__PI_PHYMSTR_TYPE__REG DENALI_PI_154
+#define LPDDR4__PI_PHYMSTR_TYPE__FLD LPDDR4__DENALI_PI_154__PI_PHYMSTR_TYPE
+
+#define LPDDR4__DENALI_PI_154__PI_RESERVED33_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED33_SHIFT                            8U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED33_WIDTH                            1U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED33_WOCLR                            0U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED33_WOSET                            0U
+#define LPDDR4__PI_RESERVED33__REG DENALI_PI_154
+#define LPDDR4__PI_RESERVED33__FLD LPDDR4__DENALI_PI_154__PI_RESERVED33
+
+#define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_MASK                0x00010000U
+#define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_SHIFT                       16U
+#define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_WIDTH                        1U
+#define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_WOCLR                        0U
+#define LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN_WOSET                        0U
+#define LPDDR4__PI_POWER_REDUC_EN__REG DENALI_PI_154
+#define LPDDR4__PI_POWER_REDUC_EN__FLD LPDDR4__DENALI_PI_154__PI_POWER_REDUC_EN
+
+#define LPDDR4__DENALI_PI_154__PI_RESERVED34_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED34_SHIFT                           24U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED34_WIDTH                            1U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED34_WOCLR                            0U
+#define LPDDR4__DENALI_PI_154__PI_RESERVED34_WOSET                            0U
+#define LPDDR4__PI_RESERVED34__REG DENALI_PI_154
+#define LPDDR4__PI_RESERVED34__FLD LPDDR4__DENALI_PI_154__PI_RESERVED34
+
+#define LPDDR4__DENALI_PI_155_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_155_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED35_MASK                    0x00000001U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED35_SHIFT                            0U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED35_WIDTH                            1U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED35_WOCLR                            0U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED35_WOSET                            0U
+#define LPDDR4__PI_RESERVED35__REG DENALI_PI_155
+#define LPDDR4__PI_RESERVED35__FLD LPDDR4__DENALI_PI_155__PI_RESERVED35
+
+#define LPDDR4__DENALI_PI_155__PI_RESERVED36_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED36_SHIFT                            8U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED36_WIDTH                            1U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED36_WOCLR                            0U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED36_WOSET                            0U
+#define LPDDR4__PI_RESERVED36__REG DENALI_PI_155
+#define LPDDR4__PI_RESERVED36__FLD LPDDR4__DENALI_PI_155__PI_RESERVED36
+
+#define LPDDR4__DENALI_PI_155__PI_RESERVED37_MASK                    0x00010000U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED37_SHIFT                           16U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED37_WIDTH                            1U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED37_WOCLR                            0U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED37_WOSET                            0U
+#define LPDDR4__PI_RESERVED37__REG DENALI_PI_155
+#define LPDDR4__PI_RESERVED37__FLD LPDDR4__DENALI_PI_155__PI_RESERVED37
+
+#define LPDDR4__DENALI_PI_155__PI_RESERVED38_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED38_SHIFT                           24U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED38_WIDTH                            1U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED38_WOCLR                            0U
+#define LPDDR4__DENALI_PI_155__PI_RESERVED38_WOSET                            0U
+#define LPDDR4__PI_RESERVED38__REG DENALI_PI_155
+#define LPDDR4__PI_RESERVED38__FLD LPDDR4__DENALI_PI_155__PI_RESERVED38
+
+#define LPDDR4__DENALI_PI_156_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_156_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED39_MASK                    0x00000001U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED39_SHIFT                            0U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED39_WIDTH                            1U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED39_WOCLR                            0U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED39_WOSET                            0U
+#define LPDDR4__PI_RESERVED39__REG DENALI_PI_156
+#define LPDDR4__PI_RESERVED39__FLD LPDDR4__DENALI_PI_156__PI_RESERVED39
+
+#define LPDDR4__DENALI_PI_156__PI_RESERVED40_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED40_SHIFT                            8U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED40_WIDTH                            1U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED40_WOCLR                            0U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED40_WOSET                            0U
+#define LPDDR4__PI_RESERVED40__REG DENALI_PI_156
+#define LPDDR4__PI_RESERVED40__FLD LPDDR4__DENALI_PI_156__PI_RESERVED40
+
+#define LPDDR4__DENALI_PI_156__PI_RESERVED41_MASK                    0x00010000U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED41_SHIFT                           16U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED41_WIDTH                            1U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED41_WOCLR                            0U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED41_WOSET                            0U
+#define LPDDR4__PI_RESERVED41__REG DENALI_PI_156
+#define LPDDR4__PI_RESERVED41__FLD LPDDR4__DENALI_PI_156__PI_RESERVED41
+
+#define LPDDR4__DENALI_PI_156__PI_RESERVED42_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED42_SHIFT                           24U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED42_WIDTH                            1U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED42_WOCLR                            0U
+#define LPDDR4__DENALI_PI_156__PI_RESERVED42_WOSET                            0U
+#define LPDDR4__PI_RESERVED42__REG DENALI_PI_156
+#define LPDDR4__PI_RESERVED42__FLD LPDDR4__DENALI_PI_156__PI_RESERVED42
+
+#define LPDDR4__DENALI_PI_157_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_157_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED43_MASK                    0x00000001U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED43_SHIFT                            0U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED43_WIDTH                            1U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED43_WOCLR                            0U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED43_WOSET                            0U
+#define LPDDR4__PI_RESERVED43__REG DENALI_PI_157
+#define LPDDR4__PI_RESERVED43__FLD LPDDR4__DENALI_PI_157__PI_RESERVED43
+
+#define LPDDR4__DENALI_PI_157__PI_RESERVED44_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED44_SHIFT                            8U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED44_WIDTH                            1U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED44_WOCLR                            0U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED44_WOSET                            0U
+#define LPDDR4__PI_RESERVED44__REG DENALI_PI_157
+#define LPDDR4__PI_RESERVED44__FLD LPDDR4__DENALI_PI_157__PI_RESERVED44
+
+#define LPDDR4__DENALI_PI_157__PI_RESERVED45_MASK                    0x00010000U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED45_SHIFT                           16U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED45_WIDTH                            1U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED45_WOCLR                            0U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED45_WOSET                            0U
+#define LPDDR4__PI_RESERVED45__REG DENALI_PI_157
+#define LPDDR4__PI_RESERVED45__FLD LPDDR4__DENALI_PI_157__PI_RESERVED45
+
+#define LPDDR4__DENALI_PI_157__PI_RESERVED46_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED46_SHIFT                           24U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED46_WIDTH                            1U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED46_WOCLR                            0U
+#define LPDDR4__DENALI_PI_157__PI_RESERVED46_WOSET                            0U
+#define LPDDR4__PI_RESERVED46__REG DENALI_PI_157
+#define LPDDR4__PI_RESERVED46__FLD LPDDR4__DENALI_PI_157__PI_RESERVED46
+
+#define LPDDR4__DENALI_PI_158_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_158_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED47_MASK                    0x00000001U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED47_SHIFT                            0U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED47_WIDTH                            1U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED47_WOCLR                            0U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED47_WOSET                            0U
+#define LPDDR4__PI_RESERVED47__REG DENALI_PI_158
+#define LPDDR4__PI_RESERVED47__FLD LPDDR4__DENALI_PI_158__PI_RESERVED47
+
+#define LPDDR4__DENALI_PI_158__PI_RESERVED48_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED48_SHIFT                            8U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED48_WIDTH                            1U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED48_WOCLR                            0U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED48_WOSET                            0U
+#define LPDDR4__PI_RESERVED48__REG DENALI_PI_158
+#define LPDDR4__PI_RESERVED48__FLD LPDDR4__DENALI_PI_158__PI_RESERVED48
+
+#define LPDDR4__DENALI_PI_158__PI_RESERVED49_MASK                    0x00010000U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED49_SHIFT                           16U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED49_WIDTH                            1U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED49_WOCLR                            0U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED49_WOSET                            0U
+#define LPDDR4__PI_RESERVED49__REG DENALI_PI_158
+#define LPDDR4__PI_RESERVED49__FLD LPDDR4__DENALI_PI_158__PI_RESERVED49
+
+#define LPDDR4__DENALI_PI_158__PI_RESERVED50_MASK                    0x01000000U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED50_SHIFT                           24U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED50_WIDTH                            1U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED50_WOCLR                            0U
+#define LPDDR4__DENALI_PI_158__PI_RESERVED50_WOSET                            0U
+#define LPDDR4__PI_RESERVED50__REG DENALI_PI_158
+#define LPDDR4__PI_RESERVED50__FLD LPDDR4__DENALI_PI_158__PI_RESERVED50
+
+#define LPDDR4__DENALI_PI_159_READ_MASK                              0x00FF0101U
+#define LPDDR4__DENALI_PI_159_WRITE_MASK                             0x00FF0101U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED51_MASK                    0x00000001U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED51_SHIFT                            0U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED51_WIDTH                            1U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED51_WOCLR                            0U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED51_WOSET                            0U
+#define LPDDR4__PI_RESERVED51__REG DENALI_PI_159
+#define LPDDR4__PI_RESERVED51__FLD LPDDR4__DENALI_PI_159__PI_RESERVED51
+
+#define LPDDR4__DENALI_PI_159__PI_RESERVED52_MASK                    0x00000100U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED52_SHIFT                            8U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED52_WIDTH                            1U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED52_WOCLR                            0U
+#define LPDDR4__DENALI_PI_159__PI_RESERVED52_WOSET                            0U
+#define LPDDR4__PI_RESERVED52__REG DENALI_PI_159
+#define LPDDR4__PI_RESERVED52__FLD LPDDR4__DENALI_PI_159__PI_RESERVED52
+
+#define LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND_MASK         0x00FF0000U
+#define LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND_SHIFT                16U
+#define LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND_WIDTH                 8U
+#define LPDDR4__PI_WRLVL_MAX_STROBE_PEND__REG DENALI_PI_159
+#define LPDDR4__PI_WRLVL_MAX_STROBE_PEND__FLD LPDDR4__DENALI_PI_159__PI_WRLVL_MAX_STROBE_PEND
+
+#define LPDDR4__DENALI_PI_160_READ_MASK                              0x000001FFU
+#define LPDDR4__DENALI_PI_160_WRITE_MASK                             0x000001FFU
+#define LPDDR4__DENALI_PI_160__PI_TREFBW_THR_MASK                    0x000001FFU
+#define LPDDR4__DENALI_PI_160__PI_TREFBW_THR_SHIFT                            0U
+#define LPDDR4__DENALI_PI_160__PI_TREFBW_THR_WIDTH                            9U
+#define LPDDR4__PI_TREFBW_THR__REG DENALI_PI_160
+#define LPDDR4__PI_TREFBW_THR__FLD LPDDR4__DENALI_PI_160__PI_TREFBW_THR
+
+#define LPDDR4__DENALI_PI_161_READ_MASK                              0x0000001FU
+#define LPDDR4__DENALI_PI_161_WRITE_MASK                             0x0000001FU
+#define LPDDR4__DENALI_PI_161__PI_FREQ_CHANGE_REG_COPY_MASK          0x0000001FU
+#define LPDDR4__DENALI_PI_161__PI_FREQ_CHANGE_REG_COPY_SHIFT                  0U
+#define LPDDR4__DENALI_PI_161__PI_FREQ_CHANGE_REG_COPY_WIDTH                  5U
+#define LPDDR4__PI_FREQ_CHANGE_REG_COPY__REG DENALI_PI_161
+#define LPDDR4__PI_FREQ_CHANGE_REG_COPY__FLD LPDDR4__DENALI_PI_161__PI_FREQ_CHANGE_REG_COPY
+
+#define LPDDR4__DENALI_PI_162_READ_MASK                              0x01031F01U
+#define LPDDR4__DENALI_PI_162_WRITE_MASK                             0x01031F01U
+#define LPDDR4__DENALI_PI_162__PI_FREQ_SEL_FROM_REGIF_MASK           0x00000001U
+#define LPDDR4__DENALI_PI_162__PI_FREQ_SEL_FROM_REGIF_SHIFT                   0U
+#define LPDDR4__DENALI_PI_162__PI_FREQ_SEL_FROM_REGIF_WIDTH                   1U
+#define LPDDR4__DENALI_PI_162__PI_FREQ_SEL_FROM_REGIF_WOCLR                   0U
+#define LPDDR4__DENALI_PI_162__PI_FREQ_SEL_FROM_REGIF_WOSET                   0U
+#define LPDDR4__PI_FREQ_SEL_FROM_REGIF__REG DENALI_PI_162
+#define LPDDR4__PI_FREQ_SEL_FROM_REGIF__FLD LPDDR4__DENALI_PI_162__PI_FREQ_SEL_FROM_REGIF
+
+#define LPDDR4__DENALI_PI_162__PI_RESERVED53_MASK                    0x00001F00U
+#define LPDDR4__DENALI_PI_162__PI_RESERVED53_SHIFT                            8U
+#define LPDDR4__DENALI_PI_162__PI_RESERVED53_WIDTH                            5U
+#define LPDDR4__PI_RESERVED53__REG DENALI_PI_162
+#define LPDDR4__PI_RESERVED53__FLD LPDDR4__DENALI_PI_162__PI_RESERVED53
+
+#define LPDDR4__DENALI_PI_162__PI_CATR_MASK                          0x00030000U
+#define LPDDR4__DENALI_PI_162__PI_CATR_SHIFT                                 16U
+#define LPDDR4__DENALI_PI_162__PI_CATR_WIDTH                                  2U
+#define LPDDR4__PI_CATR__REG DENALI_PI_162
+#define LPDDR4__PI_CATR__FLD LPDDR4__DENALI_PI_162__PI_CATR
+
+#define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_MASK                  0x01000000U
+#define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_SHIFT                         24U
+#define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_WIDTH                          1U
+#define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_WOCLR                          0U
+#define LPDDR4__DENALI_PI_162__PI_NO_CATR_READ_WOSET                          0U
+#define LPDDR4__PI_NO_CATR_READ__REG DENALI_PI_162
+#define LPDDR4__PI_NO_CATR_READ__FLD LPDDR4__DENALI_PI_162__PI_NO_CATR_READ
+
+#define LPDDR4__DENALI_PI_163_READ_MASK                              0x01010101U
+#define LPDDR4__DENALI_PI_163_WRITE_MASK                             0x01010101U
+#define LPDDR4__DENALI_PI_163__PI_MASK_INIT_COMPLETE_MASK            0x00000001U
+#define LPDDR4__DENALI_PI_163__PI_MASK_INIT_COMPLETE_SHIFT                    0U
+#define LPDDR4__DENALI_PI_163__PI_MASK_INIT_COMPLETE_WIDTH                    1U
+#define LPDDR4__DENALI_PI_163__PI_MASK_INIT_COMPLETE_WOCLR                    0U
+#define LPDDR4__DENALI_PI_163__PI_MASK_INIT_COMPLETE_WOSET                    0U
+#define LPDDR4__PI_MASK_INIT_COMPLETE__REG DENALI_PI_163
+#define LPDDR4__PI_MASK_INIT_COMPLETE__FLD LPDDR4__DENALI_PI_163__PI_MASK_INIT_COMPLETE
+
+#define LPDDR4__DENALI_PI_163__PI_DISCONNECT_MC_MASK                 0x00000100U
+#define LPDDR4__DENALI_PI_163__PI_DISCONNECT_MC_SHIFT                         8U
+#define LPDDR4__DENALI_PI_163__PI_DISCONNECT_MC_WIDTH                         1U
+#define LPDDR4__DENALI_PI_163__PI_DISCONNECT_MC_WOCLR                         0U
+#define LPDDR4__DENALI_PI_163__PI_DISCONNECT_MC_WOSET                         0U
+#define LPDDR4__PI_DISCONNECT_MC__REG DENALI_PI_163
+#define LPDDR4__PI_DISCONNECT_MC__FLD LPDDR4__DENALI_PI_163__PI_DISCONNECT_MC
+
+#define LPDDR4__DENALI_PI_163__PI_DISABLE_PHYMSTR_REQ_MASK           0x00010000U
+#define LPDDR4__DENALI_PI_163__PI_DISABLE_PHYMSTR_REQ_SHIFT                  16U
+#define LPDDR4__DENALI_PI_163__PI_DISABLE_PHYMSTR_REQ_WIDTH                   1U
+#define LPDDR4__DENALI_PI_163__PI_DISABLE_PHYMSTR_REQ_WOCLR                   0U
+#define LPDDR4__DENALI_PI_163__PI_DISABLE_PHYMSTR_REQ_WOSET                   0U
+#define LPDDR4__PI_DISABLE_PHYMSTR_REQ__REG DENALI_PI_163
+#define LPDDR4__PI_DISABLE_PHYMSTR_REQ__FLD LPDDR4__DENALI_PI_163__PI_DISABLE_PHYMSTR_REQ
+
+#define LPDDR4__DENALI_PI_163__PI_NOTCARE_MC_INIT_START_MASK         0x01000000U
+#define LPDDR4__DENALI_PI_163__PI_NOTCARE_MC_INIT_START_SHIFT                24U
+#define LPDDR4__DENALI_PI_163__PI_NOTCARE_MC_INIT_START_WIDTH                 1U
+#define LPDDR4__DENALI_PI_163__PI_NOTCARE_MC_INIT_START_WOCLR                 0U
+#define LPDDR4__DENALI_PI_163__PI_NOTCARE_MC_INIT_START_WOSET                 0U
+#define LPDDR4__PI_NOTCARE_MC_INIT_START__REG DENALI_PI_163
+#define LPDDR4__PI_NOTCARE_MC_INIT_START__FLD LPDDR4__DENALI_PI_163__PI_NOTCARE_MC_INIT_START
+
+#define LPDDR4__DENALI_PI_164_READ_MASK                              0x00FFFF07U
+#define LPDDR4__DENALI_PI_164_WRITE_MASK                             0x00FFFF07U
+#define LPDDR4__DENALI_PI_164__PI_PHYMSTR_REQ_ACK_LOOP_DELAY_MASK    0x00000007U
+#define LPDDR4__DENALI_PI_164__PI_PHYMSTR_REQ_ACK_LOOP_DELAY_SHIFT            0U
+#define LPDDR4__DENALI_PI_164__PI_PHYMSTR_REQ_ACK_LOOP_DELAY_WIDTH            3U
+#define LPDDR4__PI_PHYMSTR_REQ_ACK_LOOP_DELAY__REG DENALI_PI_164
+#define LPDDR4__PI_PHYMSTR_REQ_ACK_LOOP_DELAY__FLD LPDDR4__DENALI_PI_164__PI_PHYMSTR_REQ_ACK_LOOP_DELAY
+
+#define LPDDR4__DENALI_PI_164__PI_TVREF_F0_MASK                      0x00FFFF00U
+#define LPDDR4__DENALI_PI_164__PI_TVREF_F0_SHIFT                              8U
+#define LPDDR4__DENALI_PI_164__PI_TVREF_F0_WIDTH                             16U
+#define LPDDR4__PI_TVREF_F0__REG DENALI_PI_164
+#define LPDDR4__PI_TVREF_F0__FLD LPDDR4__DENALI_PI_164__PI_TVREF_F0
+
+#define LPDDR4__DENALI_PI_165_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_165_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_165__PI_TVREF_F1_MASK                      0x0000FFFFU
+#define LPDDR4__DENALI_PI_165__PI_TVREF_F1_SHIFT                              0U
+#define LPDDR4__DENALI_PI_165__PI_TVREF_F1_WIDTH                             16U
+#define LPDDR4__PI_TVREF_F1__REG DENALI_PI_165
+#define LPDDR4__PI_TVREF_F1__FLD LPDDR4__DENALI_PI_165__PI_TVREF_F1
+
+#define LPDDR4__DENALI_PI_165__PI_TVREF_F2_MASK                      0xFFFF0000U
+#define LPDDR4__DENALI_PI_165__PI_TVREF_F2_SHIFT                             16U
+#define LPDDR4__DENALI_PI_165__PI_TVREF_F2_WIDTH                             16U
+#define LPDDR4__PI_TVREF_F2__REG DENALI_PI_165
+#define LPDDR4__PI_TVREF_F2__FLD LPDDR4__DENALI_PI_165__PI_TVREF_F2
+
+#define LPDDR4__DENALI_PI_166_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_166_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F0_MASK                       0x000000FFU
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F0_SHIFT                               0U
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F0_WIDTH                               8U
+#define LPDDR4__PI_TSDO_F0__REG DENALI_PI_166
+#define LPDDR4__PI_TSDO_F0__FLD LPDDR4__DENALI_PI_166__PI_TSDO_F0
+
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F1_MASK                       0x0000FF00U
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F1_SHIFT                               8U
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F1_WIDTH                               8U
+#define LPDDR4__PI_TSDO_F1__REG DENALI_PI_166
+#define LPDDR4__PI_TSDO_F1__FLD LPDDR4__DENALI_PI_166__PI_TSDO_F1
+
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F2_MASK                       0x00FF0000U
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F2_SHIFT                              16U
+#define LPDDR4__DENALI_PI_166__PI_TSDO_F2_WIDTH                               8U
+#define LPDDR4__PI_TSDO_F2__REG DENALI_PI_166
+#define LPDDR4__PI_TSDO_F2__FLD LPDDR4__DENALI_PI_166__PI_TSDO_F2
+
+#define LPDDR4__DENALI_PI_167_READ_MASK                              0x000000FFU
+#define LPDDR4__DENALI_PI_167_WRITE_MASK                             0x000000FFU
+#define LPDDR4__DENALI_PI_167__PI_TDELAY_RDWR_2_BUS_IDLE_F0_MASK     0x000000FFU
+#define LPDDR4__DENALI_PI_167__PI_TDELAY_RDWR_2_BUS_IDLE_F0_SHIFT             0U
+#define LPDDR4__DENALI_PI_167__PI_TDELAY_RDWR_2_BUS_IDLE_F0_WIDTH             8U
+#define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F0__REG DENALI_PI_167
+#define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F0__FLD LPDDR4__DENALI_PI_167__PI_TDELAY_RDWR_2_BUS_IDLE_F0
+
+#define LPDDR4__DENALI_PI_168_READ_MASK                              0x000000FFU
+#define LPDDR4__DENALI_PI_168_WRITE_MASK                             0x000000FFU
+#define LPDDR4__DENALI_PI_168__PI_TDELAY_RDWR_2_BUS_IDLE_F1_MASK     0x000000FFU
+#define LPDDR4__DENALI_PI_168__PI_TDELAY_RDWR_2_BUS_IDLE_F1_SHIFT             0U
+#define LPDDR4__DENALI_PI_168__PI_TDELAY_RDWR_2_BUS_IDLE_F1_WIDTH             8U
+#define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F1__REG DENALI_PI_168
+#define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F1__FLD LPDDR4__DENALI_PI_168__PI_TDELAY_RDWR_2_BUS_IDLE_F1
+
+#define LPDDR4__DENALI_PI_169_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PI_169_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PI_169__PI_TDELAY_RDWR_2_BUS_IDLE_F2_MASK     0x000000FFU
+#define LPDDR4__DENALI_PI_169__PI_TDELAY_RDWR_2_BUS_IDLE_F2_SHIFT             0U
+#define LPDDR4__DENALI_PI_169__PI_TDELAY_RDWR_2_BUS_IDLE_F2_WIDTH             8U
+#define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F2__REG DENALI_PI_169
+#define LPDDR4__PI_TDELAY_RDWR_2_BUS_IDLE_F2__FLD LPDDR4__DENALI_PI_169__PI_TDELAY_RDWR_2_BUS_IDLE_F2
+
+#define LPDDR4__DENALI_PI_169__PI_ZQINIT_F0_MASK                     0x000FFF00U
+#define LPDDR4__DENALI_PI_169__PI_ZQINIT_F0_SHIFT                             8U
+#define LPDDR4__DENALI_PI_169__PI_ZQINIT_F0_WIDTH                            12U
+#define LPDDR4__PI_ZQINIT_F0__REG DENALI_PI_169
+#define LPDDR4__PI_ZQINIT_F0__FLD LPDDR4__DENALI_PI_169__PI_ZQINIT_F0
+
+#define LPDDR4__DENALI_PI_170_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_170_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_170__PI_ZQINIT_F1_MASK                     0x00000FFFU
+#define LPDDR4__DENALI_PI_170__PI_ZQINIT_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_170__PI_ZQINIT_F1_WIDTH                            12U
+#define LPDDR4__PI_ZQINIT_F1__REG DENALI_PI_170
+#define LPDDR4__PI_ZQINIT_F1__FLD LPDDR4__DENALI_PI_170__PI_ZQINIT_F1
+
+#define LPDDR4__DENALI_PI_170__PI_ZQINIT_F2_MASK                     0x0FFF0000U
+#define LPDDR4__DENALI_PI_170__PI_ZQINIT_F2_SHIFT                            16U
+#define LPDDR4__DENALI_PI_170__PI_ZQINIT_F2_WIDTH                            12U
+#define LPDDR4__PI_ZQINIT_F2__REG DENALI_PI_170
+#define LPDDR4__PI_ZQINIT_F2__FLD LPDDR4__DENALI_PI_170__PI_ZQINIT_F2
+
+#define LPDDR4__DENALI_PI_171_READ_MASK                              0xFF0F3F7FU
+#define LPDDR4__DENALI_PI_171_WRITE_MASK                             0xFF0F3F7FU
+#define LPDDR4__DENALI_PI_171__PI_WRLAT_F0_MASK                      0x0000007FU
+#define LPDDR4__DENALI_PI_171__PI_WRLAT_F0_SHIFT                              0U
+#define LPDDR4__DENALI_PI_171__PI_WRLAT_F0_WIDTH                              7U
+#define LPDDR4__PI_WRLAT_F0__REG DENALI_PI_171
+#define LPDDR4__PI_WRLAT_F0__FLD LPDDR4__DENALI_PI_171__PI_WRLAT_F0
+
+#define LPDDR4__DENALI_PI_171__PI_ADDITIVE_LAT_F0_MASK               0x00003F00U
+#define LPDDR4__DENALI_PI_171__PI_ADDITIVE_LAT_F0_SHIFT                       8U
+#define LPDDR4__DENALI_PI_171__PI_ADDITIVE_LAT_F0_WIDTH                       6U
+#define LPDDR4__PI_ADDITIVE_LAT_F0__REG DENALI_PI_171
+#define LPDDR4__PI_ADDITIVE_LAT_F0__FLD LPDDR4__DENALI_PI_171__PI_ADDITIVE_LAT_F0
+
+#define LPDDR4__DENALI_PI_171__PI_CA_PARITY_LAT_F0_MASK              0x000F0000U
+#define LPDDR4__DENALI_PI_171__PI_CA_PARITY_LAT_F0_SHIFT                     16U
+#define LPDDR4__DENALI_PI_171__PI_CA_PARITY_LAT_F0_WIDTH                      4U
+#define LPDDR4__PI_CA_PARITY_LAT_F0__REG DENALI_PI_171
+#define LPDDR4__PI_CA_PARITY_LAT_F0__FLD LPDDR4__DENALI_PI_171__PI_CA_PARITY_LAT_F0
+
+#define LPDDR4__DENALI_PI_171__PI_TPARITY_ERROR_CMD_INHIBIT_F0_MASK  0xFF000000U
+#define LPDDR4__DENALI_PI_171__PI_TPARITY_ERROR_CMD_INHIBIT_F0_SHIFT         24U
+#define LPDDR4__DENALI_PI_171__PI_TPARITY_ERROR_CMD_INHIBIT_F0_WIDTH          8U
+#define LPDDR4__PI_TPARITY_ERROR_CMD_INHIBIT_F0__REG DENALI_PI_171
+#define LPDDR4__PI_TPARITY_ERROR_CMD_INHIBIT_F0__FLD LPDDR4__DENALI_PI_171__PI_TPARITY_ERROR_CMD_INHIBIT_F0
+
+#define LPDDR4__DENALI_PI_172_READ_MASK                              0x0F3F7F7FU
+#define LPDDR4__DENALI_PI_172_WRITE_MASK                             0x0F3F7F7FU
+#define LPDDR4__DENALI_PI_172__PI_CASLAT_LIN_F0_MASK                 0x0000007FU
+#define LPDDR4__DENALI_PI_172__PI_CASLAT_LIN_F0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_172__PI_CASLAT_LIN_F0_WIDTH                         7U
+#define LPDDR4__PI_CASLAT_LIN_F0__REG DENALI_PI_172
+#define LPDDR4__PI_CASLAT_LIN_F0__FLD LPDDR4__DENALI_PI_172__PI_CASLAT_LIN_F0
+
+#define LPDDR4__DENALI_PI_172__PI_WRLAT_F1_MASK                      0x00007F00U
+#define LPDDR4__DENALI_PI_172__PI_WRLAT_F1_SHIFT                              8U
+#define LPDDR4__DENALI_PI_172__PI_WRLAT_F1_WIDTH                              7U
+#define LPDDR4__PI_WRLAT_F1__REG DENALI_PI_172
+#define LPDDR4__PI_WRLAT_F1__FLD LPDDR4__DENALI_PI_172__PI_WRLAT_F1
+
+#define LPDDR4__DENALI_PI_172__PI_ADDITIVE_LAT_F1_MASK               0x003F0000U
+#define LPDDR4__DENALI_PI_172__PI_ADDITIVE_LAT_F1_SHIFT                      16U
+#define LPDDR4__DENALI_PI_172__PI_ADDITIVE_LAT_F1_WIDTH                       6U
+#define LPDDR4__PI_ADDITIVE_LAT_F1__REG DENALI_PI_172
+#define LPDDR4__PI_ADDITIVE_LAT_F1__FLD LPDDR4__DENALI_PI_172__PI_ADDITIVE_LAT_F1
+
+#define LPDDR4__DENALI_PI_172__PI_CA_PARITY_LAT_F1_MASK              0x0F000000U
+#define LPDDR4__DENALI_PI_172__PI_CA_PARITY_LAT_F1_SHIFT                     24U
+#define LPDDR4__DENALI_PI_172__PI_CA_PARITY_LAT_F1_WIDTH                      4U
+#define LPDDR4__PI_CA_PARITY_LAT_F1__REG DENALI_PI_172
+#define LPDDR4__PI_CA_PARITY_LAT_F1__FLD LPDDR4__DENALI_PI_172__PI_CA_PARITY_LAT_F1
+
+#define LPDDR4__DENALI_PI_173_READ_MASK                              0x3F7F7FFFU
+#define LPDDR4__DENALI_PI_173_WRITE_MASK                             0x3F7F7FFFU
+#define LPDDR4__DENALI_PI_173__PI_TPARITY_ERROR_CMD_INHIBIT_F1_MASK  0x000000FFU
+#define LPDDR4__DENALI_PI_173__PI_TPARITY_ERROR_CMD_INHIBIT_F1_SHIFT          0U
+#define LPDDR4__DENALI_PI_173__PI_TPARITY_ERROR_CMD_INHIBIT_F1_WIDTH          8U
+#define LPDDR4__PI_TPARITY_ERROR_CMD_INHIBIT_F1__REG DENALI_PI_173
+#define LPDDR4__PI_TPARITY_ERROR_CMD_INHIBIT_F1__FLD LPDDR4__DENALI_PI_173__PI_TPARITY_ERROR_CMD_INHIBIT_F1
+
+#define LPDDR4__DENALI_PI_173__PI_CASLAT_LIN_F1_MASK                 0x00007F00U
+#define LPDDR4__DENALI_PI_173__PI_CASLAT_LIN_F1_SHIFT                         8U
+#define LPDDR4__DENALI_PI_173__PI_CASLAT_LIN_F1_WIDTH                         7U
+#define LPDDR4__PI_CASLAT_LIN_F1__REG DENALI_PI_173
+#define LPDDR4__PI_CASLAT_LIN_F1__FLD LPDDR4__DENALI_PI_173__PI_CASLAT_LIN_F1
+
+#define LPDDR4__DENALI_PI_173__PI_WRLAT_F2_MASK                      0x007F0000U
+#define LPDDR4__DENALI_PI_173__PI_WRLAT_F2_SHIFT                             16U
+#define LPDDR4__DENALI_PI_173__PI_WRLAT_F2_WIDTH                              7U
+#define LPDDR4__PI_WRLAT_F2__REG DENALI_PI_173
+#define LPDDR4__PI_WRLAT_F2__FLD LPDDR4__DENALI_PI_173__PI_WRLAT_F2
+
+#define LPDDR4__DENALI_PI_173__PI_ADDITIVE_LAT_F2_MASK               0x3F000000U
+#define LPDDR4__DENALI_PI_173__PI_ADDITIVE_LAT_F2_SHIFT                      24U
+#define LPDDR4__DENALI_PI_173__PI_ADDITIVE_LAT_F2_WIDTH                       6U
+#define LPDDR4__PI_ADDITIVE_LAT_F2__REG DENALI_PI_173
+#define LPDDR4__PI_ADDITIVE_LAT_F2__FLD LPDDR4__DENALI_PI_173__PI_ADDITIVE_LAT_F2
+
+#define LPDDR4__DENALI_PI_174_READ_MASK                              0x007FFF0FU
+#define LPDDR4__DENALI_PI_174_WRITE_MASK                             0x007FFF0FU
+#define LPDDR4__DENALI_PI_174__PI_CA_PARITY_LAT_F2_MASK              0x0000000FU
+#define LPDDR4__DENALI_PI_174__PI_CA_PARITY_LAT_F2_SHIFT                      0U
+#define LPDDR4__DENALI_PI_174__PI_CA_PARITY_LAT_F2_WIDTH                      4U
+#define LPDDR4__PI_CA_PARITY_LAT_F2__REG DENALI_PI_174
+#define LPDDR4__PI_CA_PARITY_LAT_F2__FLD LPDDR4__DENALI_PI_174__PI_CA_PARITY_LAT_F2
+
+#define LPDDR4__DENALI_PI_174__PI_TPARITY_ERROR_CMD_INHIBIT_F2_MASK  0x0000FF00U
+#define LPDDR4__DENALI_PI_174__PI_TPARITY_ERROR_CMD_INHIBIT_F2_SHIFT          8U
+#define LPDDR4__DENALI_PI_174__PI_TPARITY_ERROR_CMD_INHIBIT_F2_WIDTH          8U
+#define LPDDR4__PI_TPARITY_ERROR_CMD_INHIBIT_F2__REG DENALI_PI_174
+#define LPDDR4__PI_TPARITY_ERROR_CMD_INHIBIT_F2__FLD LPDDR4__DENALI_PI_174__PI_TPARITY_ERROR_CMD_INHIBIT_F2
+
+#define LPDDR4__DENALI_PI_174__PI_CASLAT_LIN_F2_MASK                 0x007F0000U
+#define LPDDR4__DENALI_PI_174__PI_CASLAT_LIN_F2_SHIFT                        16U
+#define LPDDR4__DENALI_PI_174__PI_CASLAT_LIN_F2_WIDTH                         7U
+#define LPDDR4__PI_CASLAT_LIN_F2__REG DENALI_PI_174
+#define LPDDR4__PI_CASLAT_LIN_F2__FLD LPDDR4__DENALI_PI_174__PI_CASLAT_LIN_F2
+
+#define LPDDR4__DENALI_PI_175_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_PI_175_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PI_175__PI_TRFC_F0_MASK                       0x000003FFU
+#define LPDDR4__DENALI_PI_175__PI_TRFC_F0_SHIFT                               0U
+#define LPDDR4__DENALI_PI_175__PI_TRFC_F0_WIDTH                              10U
+#define LPDDR4__PI_TRFC_F0__REG DENALI_PI_175
+#define LPDDR4__PI_TRFC_F0__FLD LPDDR4__DENALI_PI_175__PI_TRFC_F0
+
+#define LPDDR4__DENALI_PI_176_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PI_176_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PI_176__PI_TREF_F0_MASK                       0x000FFFFFU
+#define LPDDR4__DENALI_PI_176__PI_TREF_F0_SHIFT                               0U
+#define LPDDR4__DENALI_PI_176__PI_TREF_F0_WIDTH                              20U
+#define LPDDR4__PI_TREF_F0__REG DENALI_PI_176
+#define LPDDR4__PI_TREF_F0__FLD LPDDR4__DENALI_PI_176__PI_TREF_F0
+
+#define LPDDR4__DENALI_PI_177_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_PI_177_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PI_177__PI_TRFC_F1_MASK                       0x000003FFU
+#define LPDDR4__DENALI_PI_177__PI_TRFC_F1_SHIFT                               0U
+#define LPDDR4__DENALI_PI_177__PI_TRFC_F1_WIDTH                              10U
+#define LPDDR4__PI_TRFC_F1__REG DENALI_PI_177
+#define LPDDR4__PI_TRFC_F1__FLD LPDDR4__DENALI_PI_177__PI_TRFC_F1
+
+#define LPDDR4__DENALI_PI_178_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PI_178_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PI_178__PI_TREF_F1_MASK                       0x000FFFFFU
+#define LPDDR4__DENALI_PI_178__PI_TREF_F1_SHIFT                               0U
+#define LPDDR4__DENALI_PI_178__PI_TREF_F1_WIDTH                              20U
+#define LPDDR4__PI_TREF_F1__REG DENALI_PI_178
+#define LPDDR4__PI_TREF_F1__FLD LPDDR4__DENALI_PI_178__PI_TREF_F1
+
+#define LPDDR4__DENALI_PI_179_READ_MASK                              0x000003FFU
+#define LPDDR4__DENALI_PI_179_WRITE_MASK                             0x000003FFU
+#define LPDDR4__DENALI_PI_179__PI_TRFC_F2_MASK                       0x000003FFU
+#define LPDDR4__DENALI_PI_179__PI_TRFC_F2_SHIFT                               0U
+#define LPDDR4__DENALI_PI_179__PI_TRFC_F2_WIDTH                              10U
+#define LPDDR4__PI_TRFC_F2__REG DENALI_PI_179
+#define LPDDR4__PI_TRFC_F2__FLD LPDDR4__DENALI_PI_179__PI_TRFC_F2
+
+#define LPDDR4__DENALI_PI_180_READ_MASK                              0x0F0FFFFFU
+#define LPDDR4__DENALI_PI_180_WRITE_MASK                             0x0F0FFFFFU
+#define LPDDR4__DENALI_PI_180__PI_TREF_F2_MASK                       0x000FFFFFU
+#define LPDDR4__DENALI_PI_180__PI_TREF_F2_SHIFT                               0U
+#define LPDDR4__DENALI_PI_180__PI_TREF_F2_WIDTH                              20U
+#define LPDDR4__PI_TREF_F2__REG DENALI_PI_180
+#define LPDDR4__PI_TREF_F2__FLD LPDDR4__DENALI_PI_180__PI_TREF_F2
+
+#define LPDDR4__DENALI_PI_180__PI_TDFI_CTRL_DELAY_F0_MASK            0x0F000000U
+#define LPDDR4__DENALI_PI_180__PI_TDFI_CTRL_DELAY_F0_SHIFT                   24U
+#define LPDDR4__DENALI_PI_180__PI_TDFI_CTRL_DELAY_F0_WIDTH                    4U
+#define LPDDR4__PI_TDFI_CTRL_DELAY_F0__REG DENALI_PI_180
+#define LPDDR4__PI_TDFI_CTRL_DELAY_F0__FLD LPDDR4__DENALI_PI_180__PI_TDFI_CTRL_DELAY_F0
+
+#define LPDDR4__DENALI_PI_181_READ_MASK                              0x03030F0FU
+#define LPDDR4__DENALI_PI_181_WRITE_MASK                             0x03030F0FU
+#define LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F1_MASK            0x0000000FU
+#define LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F1_WIDTH                    4U
+#define LPDDR4__PI_TDFI_CTRL_DELAY_F1__REG DENALI_PI_181
+#define LPDDR4__PI_TDFI_CTRL_DELAY_F1__FLD LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F1
+
+#define LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F2_MASK            0x00000F00U
+#define LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F2_SHIFT                    8U
+#define LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F2_WIDTH                    4U
+#define LPDDR4__PI_TDFI_CTRL_DELAY_F2__REG DENALI_PI_181
+#define LPDDR4__PI_TDFI_CTRL_DELAY_F2__FLD LPDDR4__DENALI_PI_181__PI_TDFI_CTRL_DELAY_F2
+
+#define LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F0_MASK                   0x00030000U
+#define LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F0_SHIFT                          16U
+#define LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F0_WIDTH                           2U
+#define LPDDR4__PI_WRLVL_EN_F0__REG DENALI_PI_181
+#define LPDDR4__PI_WRLVL_EN_F0__FLD LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F0
+
+#define LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F1_MASK                   0x03000000U
+#define LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F1_SHIFT                          24U
+#define LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F1_WIDTH                           2U
+#define LPDDR4__PI_WRLVL_EN_F1__REG DENALI_PI_181
+#define LPDDR4__PI_WRLVL_EN_F1__FLD LPDDR4__DENALI_PI_181__PI_WRLVL_EN_F1
+
+#define LPDDR4__DENALI_PI_182_READ_MASK                              0x0003FF03U
+#define LPDDR4__DENALI_PI_182_WRITE_MASK                             0x0003FF03U
+#define LPDDR4__DENALI_PI_182__PI_WRLVL_EN_F2_MASK                   0x00000003U
+#define LPDDR4__DENALI_PI_182__PI_WRLVL_EN_F2_SHIFT                           0U
+#define LPDDR4__DENALI_PI_182__PI_WRLVL_EN_F2_WIDTH                           2U
+#define LPDDR4__PI_WRLVL_EN_F2__REG DENALI_PI_182
+#define LPDDR4__PI_WRLVL_EN_F2__FLD LPDDR4__DENALI_PI_182__PI_WRLVL_EN_F2
+
+#define LPDDR4__DENALI_PI_182__PI_TDFI_WRLVL_WW_F0_MASK              0x0003FF00U
+#define LPDDR4__DENALI_PI_182__PI_TDFI_WRLVL_WW_F0_SHIFT                      8U
+#define LPDDR4__DENALI_PI_182__PI_TDFI_WRLVL_WW_F0_WIDTH                     10U
+#define LPDDR4__PI_TDFI_WRLVL_WW_F0__REG DENALI_PI_182
+#define LPDDR4__PI_TDFI_WRLVL_WW_F0__FLD LPDDR4__DENALI_PI_182__PI_TDFI_WRLVL_WW_F0
+
+#define LPDDR4__DENALI_PI_183_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PI_183_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F1_MASK              0x000003FFU
+#define LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F1_SHIFT                      0U
+#define LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F1_WIDTH                     10U
+#define LPDDR4__PI_TDFI_WRLVL_WW_F1__REG DENALI_PI_183
+#define LPDDR4__PI_TDFI_WRLVL_WW_F1__FLD LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F1
+
+#define LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F2_MASK              0x03FF0000U
+#define LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F2_SHIFT                     16U
+#define LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F2_WIDTH                     10U
+#define LPDDR4__PI_TDFI_WRLVL_WW_F2__REG DENALI_PI_183
+#define LPDDR4__PI_TDFI_WRLVL_WW_F2__FLD LPDDR4__DENALI_PI_183__PI_TDFI_WRLVL_WW_F2
+
+#define LPDDR4__DENALI_PI_184_READ_MASK                              0x01FF01FFU
+#define LPDDR4__DENALI_PI_184_WRITE_MASK                             0x01FF01FFU
+#define LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F0_MASK                 0x000000FFU
+#define LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F0_WIDTH                         8U
+#define LPDDR4__PI_TODTL_2CMD_F0__REG DENALI_PI_184
+#define LPDDR4__PI_TODTL_2CMD_F0__FLD LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F0
+
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F0_MASK                     0x00000100U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F0_SHIFT                             8U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F0_WIDTH                             1U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F0_WOCLR                             0U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F0_WOSET                             0U
+#define LPDDR4__PI_ODT_EN_F0__REG DENALI_PI_184
+#define LPDDR4__PI_ODT_EN_F0__FLD LPDDR4__DENALI_PI_184__PI_ODT_EN_F0
+
+#define LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F1_MASK                 0x00FF0000U
+#define LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F1_SHIFT                        16U
+#define LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F1_WIDTH                         8U
+#define LPDDR4__PI_TODTL_2CMD_F1__REG DENALI_PI_184
+#define LPDDR4__PI_TODTL_2CMD_F1__FLD LPDDR4__DENALI_PI_184__PI_TODTL_2CMD_F1
+
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F1_MASK                     0x01000000U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F1_SHIFT                            24U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F1_WIDTH                             1U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F1_WOCLR                             0U
+#define LPDDR4__DENALI_PI_184__PI_ODT_EN_F1_WOSET                             0U
+#define LPDDR4__PI_ODT_EN_F1__REG DENALI_PI_184
+#define LPDDR4__PI_ODT_EN_F1__FLD LPDDR4__DENALI_PI_184__PI_ODT_EN_F1
+
+#define LPDDR4__DENALI_PI_185_READ_MASK                              0x0F0F01FFU
+#define LPDDR4__DENALI_PI_185_WRITE_MASK                             0x0F0F01FFU
+#define LPDDR4__DENALI_PI_185__PI_TODTL_2CMD_F2_MASK                 0x000000FFU
+#define LPDDR4__DENALI_PI_185__PI_TODTL_2CMD_F2_SHIFT                         0U
+#define LPDDR4__DENALI_PI_185__PI_TODTL_2CMD_F2_WIDTH                         8U
+#define LPDDR4__PI_TODTL_2CMD_F2__REG DENALI_PI_185
+#define LPDDR4__PI_TODTL_2CMD_F2__FLD LPDDR4__DENALI_PI_185__PI_TODTL_2CMD_F2
+
+#define LPDDR4__DENALI_PI_185__PI_ODT_EN_F2_MASK                     0x00000100U
+#define LPDDR4__DENALI_PI_185__PI_ODT_EN_F2_SHIFT                             8U
+#define LPDDR4__DENALI_PI_185__PI_ODT_EN_F2_WIDTH                             1U
+#define LPDDR4__DENALI_PI_185__PI_ODT_EN_F2_WOCLR                             0U
+#define LPDDR4__DENALI_PI_185__PI_ODT_EN_F2_WOSET                             0U
+#define LPDDR4__PI_ODT_EN_F2__REG DENALI_PI_185
+#define LPDDR4__PI_ODT_EN_F2__FLD LPDDR4__DENALI_PI_185__PI_ODT_EN_F2
+
+#define LPDDR4__DENALI_PI_185__PI_ODTLON_F0_MASK                     0x000F0000U
+#define LPDDR4__DENALI_PI_185__PI_ODTLON_F0_SHIFT                            16U
+#define LPDDR4__DENALI_PI_185__PI_ODTLON_F0_WIDTH                             4U
+#define LPDDR4__PI_ODTLON_F0__REG DENALI_PI_185
+#define LPDDR4__PI_ODTLON_F0__FLD LPDDR4__DENALI_PI_185__PI_ODTLON_F0
+
+#define LPDDR4__DENALI_PI_185__PI_TODTON_MIN_F0_MASK                 0x0F000000U
+#define LPDDR4__DENALI_PI_185__PI_TODTON_MIN_F0_SHIFT                        24U
+#define LPDDR4__DENALI_PI_185__PI_TODTON_MIN_F0_WIDTH                         4U
+#define LPDDR4__PI_TODTON_MIN_F0__REG DENALI_PI_185
+#define LPDDR4__PI_TODTON_MIN_F0__FLD LPDDR4__DENALI_PI_185__PI_TODTON_MIN_F0
+
+#define LPDDR4__DENALI_PI_186_READ_MASK                              0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_186_WRITE_MASK                             0x0F0F0F0FU
+#define LPDDR4__DENALI_PI_186__PI_ODTLON_F1_MASK                     0x0000000FU
+#define LPDDR4__DENALI_PI_186__PI_ODTLON_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_186__PI_ODTLON_F1_WIDTH                             4U
+#define LPDDR4__PI_ODTLON_F1__REG DENALI_PI_186
+#define LPDDR4__PI_ODTLON_F1__FLD LPDDR4__DENALI_PI_186__PI_ODTLON_F1
+
+#define LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F1_MASK                 0x00000F00U
+#define LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F1_SHIFT                         8U
+#define LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F1_WIDTH                         4U
+#define LPDDR4__PI_TODTON_MIN_F1__REG DENALI_PI_186
+#define LPDDR4__PI_TODTON_MIN_F1__FLD LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F1
+
+#define LPDDR4__DENALI_PI_186__PI_ODTLON_F2_MASK                     0x000F0000U
+#define LPDDR4__DENALI_PI_186__PI_ODTLON_F2_SHIFT                            16U
+#define LPDDR4__DENALI_PI_186__PI_ODTLON_F2_WIDTH                             4U
+#define LPDDR4__PI_ODTLON_F2__REG DENALI_PI_186
+#define LPDDR4__PI_ODTLON_F2__FLD LPDDR4__DENALI_PI_186__PI_ODTLON_F2
+
+#define LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F2_MASK                 0x0F000000U
+#define LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F2_SHIFT                        24U
+#define LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F2_WIDTH                         4U
+#define LPDDR4__PI_TODTON_MIN_F2__REG DENALI_PI_186
+#define LPDDR4__PI_TODTON_MIN_F2__FLD LPDDR4__DENALI_PI_186__PI_TODTON_MIN_F2
+
+#define LPDDR4__DENALI_PI_187_READ_MASK                              0x3F3F3F3FU
+#define LPDDR4__DENALI_PI_187_WRITE_MASK                             0x3F3F3F3FU
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F0_MASK                 0x0000003FU
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F0_WIDTH                         6U
+#define LPDDR4__PI_WR_TO_ODTH_F0__REG DENALI_PI_187
+#define LPDDR4__PI_WR_TO_ODTH_F0__FLD LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F0
+
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F1_MASK                 0x00003F00U
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F1_SHIFT                         8U
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F1_WIDTH                         6U
+#define LPDDR4__PI_WR_TO_ODTH_F1__REG DENALI_PI_187
+#define LPDDR4__PI_WR_TO_ODTH_F1__FLD LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F1
+
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F2_MASK                 0x003F0000U
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F2_SHIFT                        16U
+#define LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F2_WIDTH                         6U
+#define LPDDR4__PI_WR_TO_ODTH_F2__REG DENALI_PI_187
+#define LPDDR4__PI_WR_TO_ODTH_F2__FLD LPDDR4__DENALI_PI_187__PI_WR_TO_ODTH_F2
+
+#define LPDDR4__DENALI_PI_187__PI_RD_TO_ODTH_F0_MASK                 0x3F000000U
+#define LPDDR4__DENALI_PI_187__PI_RD_TO_ODTH_F0_SHIFT                        24U
+#define LPDDR4__DENALI_PI_187__PI_RD_TO_ODTH_F0_WIDTH                         6U
+#define LPDDR4__PI_RD_TO_ODTH_F0__REG DENALI_PI_187
+#define LPDDR4__PI_RD_TO_ODTH_F0__FLD LPDDR4__DENALI_PI_187__PI_RD_TO_ODTH_F0
+
+#define LPDDR4__DENALI_PI_188_READ_MASK                              0x03033F3FU
+#define LPDDR4__DENALI_PI_188_WRITE_MASK                             0x03033F3FU
+#define LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F1_MASK                 0x0000003FU
+#define LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F1_WIDTH                         6U
+#define LPDDR4__PI_RD_TO_ODTH_F1__REG DENALI_PI_188
+#define LPDDR4__PI_RD_TO_ODTH_F1__FLD LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F1
+
+#define LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F2_MASK                 0x00003F00U
+#define LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F2_SHIFT                         8U
+#define LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F2_WIDTH                         6U
+#define LPDDR4__PI_RD_TO_ODTH_F2__REG DENALI_PI_188
+#define LPDDR4__PI_RD_TO_ODTH_F2__FLD LPDDR4__DENALI_PI_188__PI_RD_TO_ODTH_F2
+
+#define LPDDR4__DENALI_PI_188__PI_RDLVL_EN_F0_MASK                   0x00030000U
+#define LPDDR4__DENALI_PI_188__PI_RDLVL_EN_F0_SHIFT                          16U
+#define LPDDR4__DENALI_PI_188__PI_RDLVL_EN_F0_WIDTH                           2U
+#define LPDDR4__PI_RDLVL_EN_F0__REG DENALI_PI_188
+#define LPDDR4__PI_RDLVL_EN_F0__FLD LPDDR4__DENALI_PI_188__PI_RDLVL_EN_F0
+
+#define LPDDR4__DENALI_PI_188__PI_RDLVL_GATE_EN_F0_MASK              0x03000000U
+#define LPDDR4__DENALI_PI_188__PI_RDLVL_GATE_EN_F0_SHIFT                     24U
+#define LPDDR4__DENALI_PI_188__PI_RDLVL_GATE_EN_F0_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_GATE_EN_F0__REG DENALI_PI_188
+#define LPDDR4__PI_RDLVL_GATE_EN_F0__FLD LPDDR4__DENALI_PI_188__PI_RDLVL_GATE_EN_F0
+
+#define LPDDR4__DENALI_PI_189_READ_MASK                              0x03030303U
+#define LPDDR4__DENALI_PI_189_WRITE_MASK                             0x03030303U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F1_MASK                   0x00000003U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F1_WIDTH                           2U
+#define LPDDR4__PI_RDLVL_EN_F1__REG DENALI_PI_189
+#define LPDDR4__PI_RDLVL_EN_F1__FLD LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F1
+
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F1_MASK              0x00000300U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F1_SHIFT                      8U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F1_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_GATE_EN_F1__REG DENALI_PI_189
+#define LPDDR4__PI_RDLVL_GATE_EN_F1__FLD LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F1
+
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F2_MASK                   0x00030000U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F2_SHIFT                          16U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F2_WIDTH                           2U
+#define LPDDR4__PI_RDLVL_EN_F2__REG DENALI_PI_189
+#define LPDDR4__PI_RDLVL_EN_F2__FLD LPDDR4__DENALI_PI_189__PI_RDLVL_EN_F2
+
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F2_MASK              0x03000000U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F2_SHIFT                     24U
+#define LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F2_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_GATE_EN_F2__REG DENALI_PI_189
+#define LPDDR4__PI_RDLVL_GATE_EN_F2__FLD LPDDR4__DENALI_PI_189__PI_RDLVL_GATE_EN_F2
+
+#define LPDDR4__DENALI_PI_190_READ_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_PI_190_WRITE_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F0_MASK                    0x000000FFU
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F0_SHIFT                            0U
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F0_WIDTH                            8U
+#define LPDDR4__PI_TWR_MPR_F0__REG DENALI_PI_190
+#define LPDDR4__PI_TWR_MPR_F0__FLD LPDDR4__DENALI_PI_190__PI_TWR_MPR_F0
+
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F1_MASK                    0x0000FF00U
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F1_SHIFT                            8U
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F1_WIDTH                            8U
+#define LPDDR4__PI_TWR_MPR_F1__REG DENALI_PI_190
+#define LPDDR4__PI_TWR_MPR_F1__FLD LPDDR4__DENALI_PI_190__PI_TWR_MPR_F1
+
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F2_MASK                    0x00FF0000U
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F2_SHIFT                           16U
+#define LPDDR4__DENALI_PI_190__PI_TWR_MPR_F2_WIDTH                            8U
+#define LPDDR4__PI_TWR_MPR_F2__REG DENALI_PI_190
+#define LPDDR4__PI_TWR_MPR_F2__FLD LPDDR4__DENALI_PI_190__PI_TWR_MPR_F2
+
+#define LPDDR4__DENALI_PI_190__PI_RDLVL_PAT0_EN_F0_MASK              0x03000000U
+#define LPDDR4__DENALI_PI_190__PI_RDLVL_PAT0_EN_F0_SHIFT                     24U
+#define LPDDR4__DENALI_PI_190__PI_RDLVL_PAT0_EN_F0_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_PAT0_EN_F0__REG DENALI_PI_190
+#define LPDDR4__PI_RDLVL_PAT0_EN_F0__FLD LPDDR4__DENALI_PI_190__PI_RDLVL_PAT0_EN_F0
+
+#define LPDDR4__DENALI_PI_191_READ_MASK                              0x03030303U
+#define LPDDR4__DENALI_PI_191_WRITE_MASK                             0x03030303U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_RXCAL_EN_F0_MASK             0x00000003U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_RXCAL_EN_F0_SHIFT                     0U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_RXCAL_EN_F0_WIDTH                     2U
+#define LPDDR4__PI_RDLVL_RXCAL_EN_F0__REG DENALI_PI_191
+#define LPDDR4__PI_RDLVL_RXCAL_EN_F0__FLD LPDDR4__DENALI_PI_191__PI_RDLVL_RXCAL_EN_F0
+
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_DFE_EN_F0_MASK               0x00000300U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_DFE_EN_F0_SHIFT                       8U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_DFE_EN_F0_WIDTH                       2U
+#define LPDDR4__PI_RDLVL_DFE_EN_F0__REG DENALI_PI_191
+#define LPDDR4__PI_RDLVL_DFE_EN_F0__FLD LPDDR4__DENALI_PI_191__PI_RDLVL_DFE_EN_F0
+
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_MULTI_EN_F0_MASK             0x00030000U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_MULTI_EN_F0_SHIFT                    16U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_MULTI_EN_F0_WIDTH                     2U
+#define LPDDR4__PI_RDLVL_MULTI_EN_F0__REG DENALI_PI_191
+#define LPDDR4__PI_RDLVL_MULTI_EN_F0__FLD LPDDR4__DENALI_PI_191__PI_RDLVL_MULTI_EN_F0
+
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_PAT0_EN_F1_MASK              0x03000000U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_PAT0_EN_F1_SHIFT                     24U
+#define LPDDR4__DENALI_PI_191__PI_RDLVL_PAT0_EN_F1_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_PAT0_EN_F1__REG DENALI_PI_191
+#define LPDDR4__PI_RDLVL_PAT0_EN_F1__FLD LPDDR4__DENALI_PI_191__PI_RDLVL_PAT0_EN_F1
+
+#define LPDDR4__DENALI_PI_192_READ_MASK                              0x03030303U
+#define LPDDR4__DENALI_PI_192_WRITE_MASK                             0x03030303U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_RXCAL_EN_F1_MASK             0x00000003U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_RXCAL_EN_F1_SHIFT                     0U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_RXCAL_EN_F1_WIDTH                     2U
+#define LPDDR4__PI_RDLVL_RXCAL_EN_F1__REG DENALI_PI_192
+#define LPDDR4__PI_RDLVL_RXCAL_EN_F1__FLD LPDDR4__DENALI_PI_192__PI_RDLVL_RXCAL_EN_F1
+
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_DFE_EN_F1_MASK               0x00000300U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_DFE_EN_F1_SHIFT                       8U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_DFE_EN_F1_WIDTH                       2U
+#define LPDDR4__PI_RDLVL_DFE_EN_F1__REG DENALI_PI_192
+#define LPDDR4__PI_RDLVL_DFE_EN_F1__FLD LPDDR4__DENALI_PI_192__PI_RDLVL_DFE_EN_F1
+
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_MULTI_EN_F1_MASK             0x00030000U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_MULTI_EN_F1_SHIFT                    16U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_MULTI_EN_F1_WIDTH                     2U
+#define LPDDR4__PI_RDLVL_MULTI_EN_F1__REG DENALI_PI_192
+#define LPDDR4__PI_RDLVL_MULTI_EN_F1__FLD LPDDR4__DENALI_PI_192__PI_RDLVL_MULTI_EN_F1
+
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_PAT0_EN_F2_MASK              0x03000000U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_PAT0_EN_F2_SHIFT                     24U
+#define LPDDR4__DENALI_PI_192__PI_RDLVL_PAT0_EN_F2_WIDTH                      2U
+#define LPDDR4__PI_RDLVL_PAT0_EN_F2__REG DENALI_PI_192
+#define LPDDR4__PI_RDLVL_PAT0_EN_F2__FLD LPDDR4__DENALI_PI_192__PI_RDLVL_PAT0_EN_F2
+
+#define LPDDR4__DENALI_PI_193_READ_MASK                              0xFF030303U
+#define LPDDR4__DENALI_PI_193_WRITE_MASK                             0xFF030303U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_RXCAL_EN_F2_MASK             0x00000003U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_RXCAL_EN_F2_SHIFT                     0U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_RXCAL_EN_F2_WIDTH                     2U
+#define LPDDR4__PI_RDLVL_RXCAL_EN_F2__REG DENALI_PI_193
+#define LPDDR4__PI_RDLVL_RXCAL_EN_F2__FLD LPDDR4__DENALI_PI_193__PI_RDLVL_RXCAL_EN_F2
+
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_DFE_EN_F2_MASK               0x00000300U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_DFE_EN_F2_SHIFT                       8U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_DFE_EN_F2_WIDTH                       2U
+#define LPDDR4__PI_RDLVL_DFE_EN_F2__REG DENALI_PI_193
+#define LPDDR4__PI_RDLVL_DFE_EN_F2__FLD LPDDR4__DENALI_PI_193__PI_RDLVL_DFE_EN_F2
+
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_MULTI_EN_F2_MASK             0x00030000U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_MULTI_EN_F2_SHIFT                    16U
+#define LPDDR4__DENALI_PI_193__PI_RDLVL_MULTI_EN_F2_WIDTH                     2U
+#define LPDDR4__PI_RDLVL_MULTI_EN_F2__REG DENALI_PI_193
+#define LPDDR4__PI_RDLVL_MULTI_EN_F2__FLD LPDDR4__DENALI_PI_193__PI_RDLVL_MULTI_EN_F2
+
+#define LPDDR4__DENALI_PI_193__PI_RDLAT_ADJ_F0_MASK                  0xFF000000U
+#define LPDDR4__DENALI_PI_193__PI_RDLAT_ADJ_F0_SHIFT                         24U
+#define LPDDR4__DENALI_PI_193__PI_RDLAT_ADJ_F0_WIDTH                          8U
+#define LPDDR4__PI_RDLAT_ADJ_F0__REG DENALI_PI_193
+#define LPDDR4__PI_RDLAT_ADJ_F0__FLD LPDDR4__DENALI_PI_193__PI_RDLAT_ADJ_F0
+
+#define LPDDR4__DENALI_PI_194_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_194_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F1_MASK                  0x000000FFU
+#define LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F1_SHIFT                          0U
+#define LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F1_WIDTH                          8U
+#define LPDDR4__PI_RDLAT_ADJ_F1__REG DENALI_PI_194
+#define LPDDR4__PI_RDLAT_ADJ_F1__FLD LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F1
+
+#define LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F2_MASK                  0x0000FF00U
+#define LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F2_SHIFT                          8U
+#define LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F2_WIDTH                          8U
+#define LPDDR4__PI_RDLAT_ADJ_F2__REG DENALI_PI_194
+#define LPDDR4__PI_RDLAT_ADJ_F2__FLD LPDDR4__DENALI_PI_194__PI_RDLAT_ADJ_F2
+
+#define LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F0_MASK                  0x00FF0000U
+#define LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F0_SHIFT                         16U
+#define LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F0_WIDTH                          8U
+#define LPDDR4__PI_WRLAT_ADJ_F0__REG DENALI_PI_194
+#define LPDDR4__PI_WRLAT_ADJ_F0__FLD LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F0
+
+#define LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F1_MASK                  0xFF000000U
+#define LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F1_SHIFT                         24U
+#define LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F1_WIDTH                          8U
+#define LPDDR4__PI_WRLAT_ADJ_F1__REG DENALI_PI_194
+#define LPDDR4__PI_WRLAT_ADJ_F1__FLD LPDDR4__DENALI_PI_194__PI_WRLAT_ADJ_F1
+
+#define LPDDR4__DENALI_PI_195_READ_MASK                              0x070707FFU
+#define LPDDR4__DENALI_PI_195_WRITE_MASK                             0x070707FFU
+#define LPDDR4__DENALI_PI_195__PI_WRLAT_ADJ_F2_MASK                  0x000000FFU
+#define LPDDR4__DENALI_PI_195__PI_WRLAT_ADJ_F2_SHIFT                          0U
+#define LPDDR4__DENALI_PI_195__PI_WRLAT_ADJ_F2_WIDTH                          8U
+#define LPDDR4__PI_WRLAT_ADJ_F2__REG DENALI_PI_195
+#define LPDDR4__PI_WRLAT_ADJ_F2__FLD LPDDR4__DENALI_PI_195__PI_WRLAT_ADJ_F2
+
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F0_MASK            0x00000700U
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F0_SHIFT                    8U
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F0_WIDTH                    3U
+#define LPDDR4__PI_TDFI_PHY_WRDATA_F0__REG DENALI_PI_195
+#define LPDDR4__PI_TDFI_PHY_WRDATA_F0__FLD LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F0
+
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F1_MASK            0x00070000U
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F1_SHIFT                   16U
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F1_WIDTH                    3U
+#define LPDDR4__PI_TDFI_PHY_WRDATA_F1__REG DENALI_PI_195
+#define LPDDR4__PI_TDFI_PHY_WRDATA_F1__FLD LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F1
+
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F2_MASK            0x07000000U
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F2_SHIFT                   24U
+#define LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F2_WIDTH                    3U
+#define LPDDR4__PI_TDFI_PHY_WRDATA_F2__REG DENALI_PI_195
+#define LPDDR4__PI_TDFI_PHY_WRDATA_F2__FLD LPDDR4__DENALI_PI_195__PI_TDFI_PHY_WRDATA_F2
+
+#define LPDDR4__DENALI_PI_196_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PI_196_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CC_F0_MASK              0x000003FFU
+#define LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CC_F0_SHIFT                      0U
+#define LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CC_F0_WIDTH                     10U
+#define LPDDR4__PI_TDFI_CALVL_CC_F0__REG DENALI_PI_196
+#define LPDDR4__PI_TDFI_CALVL_CC_F0__FLD LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CC_F0
+
+#define LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CAPTURE_F0_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CAPTURE_F0_SHIFT                16U
+#define LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CAPTURE_F0_WIDTH                10U
+#define LPDDR4__PI_TDFI_CALVL_CAPTURE_F0__REG DENALI_PI_196
+#define LPDDR4__PI_TDFI_CALVL_CAPTURE_F0__FLD LPDDR4__DENALI_PI_196__PI_TDFI_CALVL_CAPTURE_F0
+
+#define LPDDR4__DENALI_PI_197_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PI_197_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CC_F1_MASK              0x000003FFU
+#define LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CC_F1_SHIFT                      0U
+#define LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CC_F1_WIDTH                     10U
+#define LPDDR4__PI_TDFI_CALVL_CC_F1__REG DENALI_PI_197
+#define LPDDR4__PI_TDFI_CALVL_CC_F1__FLD LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CC_F1
+
+#define LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CAPTURE_F1_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CAPTURE_F1_SHIFT                16U
+#define LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CAPTURE_F1_WIDTH                10U
+#define LPDDR4__PI_TDFI_CALVL_CAPTURE_F1__REG DENALI_PI_197
+#define LPDDR4__PI_TDFI_CALVL_CAPTURE_F1__FLD LPDDR4__DENALI_PI_197__PI_TDFI_CALVL_CAPTURE_F1
+
+#define LPDDR4__DENALI_PI_198_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PI_198_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CC_F2_MASK              0x000003FFU
+#define LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CC_F2_SHIFT                      0U
+#define LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CC_F2_WIDTH                     10U
+#define LPDDR4__PI_TDFI_CALVL_CC_F2__REG DENALI_PI_198
+#define LPDDR4__PI_TDFI_CALVL_CC_F2__FLD LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CC_F2
+
+#define LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CAPTURE_F2_MASK         0x03FF0000U
+#define LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CAPTURE_F2_SHIFT                16U
+#define LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CAPTURE_F2_WIDTH                10U
+#define LPDDR4__PI_TDFI_CALVL_CAPTURE_F2__REG DENALI_PI_198
+#define LPDDR4__PI_TDFI_CALVL_CAPTURE_F2__FLD LPDDR4__DENALI_PI_198__PI_TDFI_CALVL_CAPTURE_F2
+
+#define LPDDR4__DENALI_PI_199_READ_MASK                              0x1F030303U
+#define LPDDR4__DENALI_PI_199_WRITE_MASK                             0x1F030303U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F0_MASK                   0x00000003U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F0_SHIFT                           0U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F0_WIDTH                           2U
+#define LPDDR4__PI_CALVL_EN_F0__REG DENALI_PI_199
+#define LPDDR4__PI_CALVL_EN_F0__FLD LPDDR4__DENALI_PI_199__PI_CALVL_EN_F0
+
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F1_MASK                   0x00000300U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F1_SHIFT                           8U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F1_WIDTH                           2U
+#define LPDDR4__PI_CALVL_EN_F1__REG DENALI_PI_199
+#define LPDDR4__PI_CALVL_EN_F1__FLD LPDDR4__DENALI_PI_199__PI_CALVL_EN_F1
+
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F2_MASK                   0x00030000U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F2_SHIFT                          16U
+#define LPDDR4__DENALI_PI_199__PI_CALVL_EN_F2_WIDTH                           2U
+#define LPDDR4__PI_CALVL_EN_F2__REG DENALI_PI_199
+#define LPDDR4__PI_CALVL_EN_F2__FLD LPDDR4__DENALI_PI_199__PI_CALVL_EN_F2
+
+#define LPDDR4__DENALI_PI_199__PI_TMRZ_F0_MASK                       0x1F000000U
+#define LPDDR4__DENALI_PI_199__PI_TMRZ_F0_SHIFT                              24U
+#define LPDDR4__DENALI_PI_199__PI_TMRZ_F0_WIDTH                               5U
+#define LPDDR4__PI_TMRZ_F0__REG DENALI_PI_199
+#define LPDDR4__PI_TMRZ_F0__FLD LPDDR4__DENALI_PI_199__PI_TMRZ_F0
+
+#define LPDDR4__DENALI_PI_200_READ_MASK                              0x001F3FFFU
+#define LPDDR4__DENALI_PI_200_WRITE_MASK                             0x001F3FFFU
+#define LPDDR4__DENALI_PI_200__PI_TCAENT_F0_MASK                     0x00003FFFU
+#define LPDDR4__DENALI_PI_200__PI_TCAENT_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_200__PI_TCAENT_F0_WIDTH                            14U
+#define LPDDR4__PI_TCAENT_F0__REG DENALI_PI_200
+#define LPDDR4__PI_TCAENT_F0__FLD LPDDR4__DENALI_PI_200__PI_TCAENT_F0
+
+#define LPDDR4__DENALI_PI_200__PI_TMRZ_F1_MASK                       0x001F0000U
+#define LPDDR4__DENALI_PI_200__PI_TMRZ_F1_SHIFT                              16U
+#define LPDDR4__DENALI_PI_200__PI_TMRZ_F1_WIDTH                               5U
+#define LPDDR4__PI_TMRZ_F1__REG DENALI_PI_200
+#define LPDDR4__PI_TMRZ_F1__FLD LPDDR4__DENALI_PI_200__PI_TMRZ_F1
+
+#define LPDDR4__DENALI_PI_201_READ_MASK                              0x001F3FFFU
+#define LPDDR4__DENALI_PI_201_WRITE_MASK                             0x001F3FFFU
+#define LPDDR4__DENALI_PI_201__PI_TCAENT_F1_MASK                     0x00003FFFU
+#define LPDDR4__DENALI_PI_201__PI_TCAENT_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_201__PI_TCAENT_F1_WIDTH                            14U
+#define LPDDR4__PI_TCAENT_F1__REG DENALI_PI_201
+#define LPDDR4__PI_TCAENT_F1__FLD LPDDR4__DENALI_PI_201__PI_TCAENT_F1
+
+#define LPDDR4__DENALI_PI_201__PI_TMRZ_F2_MASK                       0x001F0000U
+#define LPDDR4__DENALI_PI_201__PI_TMRZ_F2_SHIFT                              16U
+#define LPDDR4__DENALI_PI_201__PI_TMRZ_F2_WIDTH                               5U
+#define LPDDR4__PI_TMRZ_F2__REG DENALI_PI_201
+#define LPDDR4__PI_TMRZ_F2__FLD LPDDR4__DENALI_PI_201__PI_TMRZ_F2
+
+#define LPDDR4__DENALI_PI_202_READ_MASK                              0x1F1F3FFFU
+#define LPDDR4__DENALI_PI_202_WRITE_MASK                             0x1F1F3FFFU
+#define LPDDR4__DENALI_PI_202__PI_TCAENT_F2_MASK                     0x00003FFFU
+#define LPDDR4__DENALI_PI_202__PI_TCAENT_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_202__PI_TCAENT_F2_WIDTH                            14U
+#define LPDDR4__PI_TCAENT_F2__REG DENALI_PI_202
+#define LPDDR4__PI_TCAENT_F2__FLD LPDDR4__DENALI_PI_202__PI_TCAENT_F2
+
+#define LPDDR4__DENALI_PI_202__PI_TDFI_CACSCA_F0_MASK                0x001F0000U
+#define LPDDR4__DENALI_PI_202__PI_TDFI_CACSCA_F0_SHIFT                       16U
+#define LPDDR4__DENALI_PI_202__PI_TDFI_CACSCA_F0_WIDTH                        5U
+#define LPDDR4__PI_TDFI_CACSCA_F0__REG DENALI_PI_202
+#define LPDDR4__PI_TDFI_CACSCA_F0__FLD LPDDR4__DENALI_PI_202__PI_TDFI_CACSCA_F0
+
+#define LPDDR4__DENALI_PI_202__PI_TDFI_CASEL_F0_MASK                 0x1F000000U
+#define LPDDR4__DENALI_PI_202__PI_TDFI_CASEL_F0_SHIFT                        24U
+#define LPDDR4__DENALI_PI_202__PI_TDFI_CASEL_F0_WIDTH                         5U
+#define LPDDR4__PI_TDFI_CASEL_F0__REG DENALI_PI_202
+#define LPDDR4__PI_TDFI_CASEL_F0__FLD LPDDR4__DENALI_PI_202__PI_TDFI_CASEL_F0
+
+#define LPDDR4__DENALI_PI_203_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PI_203_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PI_203__PI_TVREF_SHORT_F0_MASK                0x000003FFU
+#define LPDDR4__DENALI_PI_203__PI_TVREF_SHORT_F0_SHIFT                        0U
+#define LPDDR4__DENALI_PI_203__PI_TVREF_SHORT_F0_WIDTH                       10U
+#define LPDDR4__PI_TVREF_SHORT_F0__REG DENALI_PI_203
+#define LPDDR4__PI_TVREF_SHORT_F0__FLD LPDDR4__DENALI_PI_203__PI_TVREF_SHORT_F0
+
+#define LPDDR4__DENALI_PI_203__PI_TVREF_LONG_F0_MASK                 0x03FF0000U
+#define LPDDR4__DENALI_PI_203__PI_TVREF_LONG_F0_SHIFT                        16U
+#define LPDDR4__DENALI_PI_203__PI_TVREF_LONG_F0_WIDTH                        10U
+#define LPDDR4__PI_TVREF_LONG_F0__REG DENALI_PI_203
+#define LPDDR4__PI_TVREF_LONG_F0__FLD LPDDR4__DENALI_PI_203__PI_TVREF_LONG_F0
+
+#define LPDDR4__DENALI_PI_204_READ_MASK                              0x03FF1F1FU
+#define LPDDR4__DENALI_PI_204_WRITE_MASK                             0x03FF1F1FU
+#define LPDDR4__DENALI_PI_204__PI_TDFI_CACSCA_F1_MASK                0x0000001FU
+#define LPDDR4__DENALI_PI_204__PI_TDFI_CACSCA_F1_SHIFT                        0U
+#define LPDDR4__DENALI_PI_204__PI_TDFI_CACSCA_F1_WIDTH                        5U
+#define LPDDR4__PI_TDFI_CACSCA_F1__REG DENALI_PI_204
+#define LPDDR4__PI_TDFI_CACSCA_F1__FLD LPDDR4__DENALI_PI_204__PI_TDFI_CACSCA_F1
+
+#define LPDDR4__DENALI_PI_204__PI_TDFI_CASEL_F1_MASK                 0x00001F00U
+#define LPDDR4__DENALI_PI_204__PI_TDFI_CASEL_F1_SHIFT                         8U
+#define LPDDR4__DENALI_PI_204__PI_TDFI_CASEL_F1_WIDTH                         5U
+#define LPDDR4__PI_TDFI_CASEL_F1__REG DENALI_PI_204
+#define LPDDR4__PI_TDFI_CASEL_F1__FLD LPDDR4__DENALI_PI_204__PI_TDFI_CASEL_F1
+
+#define LPDDR4__DENALI_PI_204__PI_TVREF_SHORT_F1_MASK                0x03FF0000U
+#define LPDDR4__DENALI_PI_204__PI_TVREF_SHORT_F1_SHIFT                       16U
+#define LPDDR4__DENALI_PI_204__PI_TVREF_SHORT_F1_WIDTH                       10U
+#define LPDDR4__PI_TVREF_SHORT_F1__REG DENALI_PI_204
+#define LPDDR4__PI_TVREF_SHORT_F1__FLD LPDDR4__DENALI_PI_204__PI_TVREF_SHORT_F1
+
+#define LPDDR4__DENALI_PI_205_READ_MASK                              0x1F1F03FFU
+#define LPDDR4__DENALI_PI_205_WRITE_MASK                             0x1F1F03FFU
+#define LPDDR4__DENALI_PI_205__PI_TVREF_LONG_F1_MASK                 0x000003FFU
+#define LPDDR4__DENALI_PI_205__PI_TVREF_LONG_F1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_205__PI_TVREF_LONG_F1_WIDTH                        10U
+#define LPDDR4__PI_TVREF_LONG_F1__REG DENALI_PI_205
+#define LPDDR4__PI_TVREF_LONG_F1__FLD LPDDR4__DENALI_PI_205__PI_TVREF_LONG_F1
+
+#define LPDDR4__DENALI_PI_205__PI_TDFI_CACSCA_F2_MASK                0x001F0000U
+#define LPDDR4__DENALI_PI_205__PI_TDFI_CACSCA_F2_SHIFT                       16U
+#define LPDDR4__DENALI_PI_205__PI_TDFI_CACSCA_F2_WIDTH                        5U
+#define LPDDR4__PI_TDFI_CACSCA_F2__REG DENALI_PI_205
+#define LPDDR4__PI_TDFI_CACSCA_F2__FLD LPDDR4__DENALI_PI_205__PI_TDFI_CACSCA_F2
+
+#define LPDDR4__DENALI_PI_205__PI_TDFI_CASEL_F2_MASK                 0x1F000000U
+#define LPDDR4__DENALI_PI_205__PI_TDFI_CASEL_F2_SHIFT                        24U
+#define LPDDR4__DENALI_PI_205__PI_TDFI_CASEL_F2_WIDTH                         5U
+#define LPDDR4__PI_TDFI_CASEL_F2__REG DENALI_PI_205
+#define LPDDR4__PI_TDFI_CASEL_F2__FLD LPDDR4__DENALI_PI_205__PI_TDFI_CASEL_F2
+
+#define LPDDR4__DENALI_PI_206_READ_MASK                              0x03FF03FFU
+#define LPDDR4__DENALI_PI_206_WRITE_MASK                             0x03FF03FFU
+#define LPDDR4__DENALI_PI_206__PI_TVREF_SHORT_F2_MASK                0x000003FFU
+#define LPDDR4__DENALI_PI_206__PI_TVREF_SHORT_F2_SHIFT                        0U
+#define LPDDR4__DENALI_PI_206__PI_TVREF_SHORT_F2_WIDTH                       10U
+#define LPDDR4__PI_TVREF_SHORT_F2__REG DENALI_PI_206
+#define LPDDR4__PI_TVREF_SHORT_F2__FLD LPDDR4__DENALI_PI_206__PI_TVREF_SHORT_F2
+
+#define LPDDR4__DENALI_PI_206__PI_TVREF_LONG_F2_MASK                 0x03FF0000U
+#define LPDDR4__DENALI_PI_206__PI_TVREF_LONG_F2_SHIFT                        16U
+#define LPDDR4__DENALI_PI_206__PI_TVREF_LONG_F2_WIDTH                        10U
+#define LPDDR4__PI_TVREF_LONG_F2__REG DENALI_PI_206
+#define LPDDR4__PI_TVREF_LONG_F2__FLD LPDDR4__DENALI_PI_206__PI_TVREF_LONG_F2
+
+#define LPDDR4__DENALI_PI_207_READ_MASK                              0x7F7F7F7FU
+#define LPDDR4__DENALI_PI_207_WRITE_MASK                             0x7F7F7F7FU
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F0_MASK 0x0000007FU
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F0_SHIFT     0U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F0_WIDTH     7U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F0__REG DENALI_PI_207
+#define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F0__FLD LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F0
+
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F0_MASK 0x00007F00U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F0_SHIFT      8U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F0_WIDTH      7U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F0__REG DENALI_PI_207
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F0__FLD LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F0
+
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F1_MASK 0x007F0000U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F1_SHIFT    16U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F1_WIDTH     7U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F1__REG DENALI_PI_207
+#define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F1__FLD LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_START_POINT_F1
+
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F1_MASK 0x7F000000U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F1_SHIFT     24U
+#define LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F1_WIDTH      7U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F1__REG DENALI_PI_207
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F1__FLD LPDDR4__DENALI_PI_207__PI_CALVL_VREF_INITIAL_STOP_POINT_F1
+
+#define LPDDR4__DENALI_PI_208_READ_MASK                              0x0F0F7F7FU
+#define LPDDR4__DENALI_PI_208_WRITE_MASK                             0x0F0F7F7FU
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_START_POINT_F2_MASK 0x0000007FU
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_START_POINT_F2_SHIFT     0U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_START_POINT_F2_WIDTH     7U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F2__REG DENALI_PI_208
+#define LPDDR4__PI_CALVL_VREF_INITIAL_START_POINT_F2__FLD LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_START_POINT_F2
+
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_STOP_POINT_F2_MASK 0x00007F00U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_STOP_POINT_F2_SHIFT      8U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_STOP_POINT_F2_WIDTH      7U
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F2__REG DENALI_PI_208
+#define LPDDR4__PI_CALVL_VREF_INITIAL_STOP_POINT_F2__FLD LPDDR4__DENALI_PI_208__PI_CALVL_VREF_INITIAL_STOP_POINT_F2
+
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F0_MASK           0x000F0000U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F0_SHIFT                  16U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F0_WIDTH                   4U
+#define LPDDR4__PI_CALVL_VREF_DELTA_F0__REG DENALI_PI_208
+#define LPDDR4__PI_CALVL_VREF_DELTA_F0__FLD LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F0
+
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F1_MASK           0x0F000000U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F1_SHIFT                  24U
+#define LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F1_WIDTH                   4U
+#define LPDDR4__PI_CALVL_VREF_DELTA_F1__REG DENALI_PI_208
+#define LPDDR4__PI_CALVL_VREF_DELTA_F1__FLD LPDDR4__DENALI_PI_208__PI_CALVL_VREF_DELTA_F1
+
+#define LPDDR4__DENALI_PI_209_READ_MASK                              0xFF1F0F0FU
+#define LPDDR4__DENALI_PI_209_WRITE_MASK                             0xFF1F0F0FU
+#define LPDDR4__DENALI_PI_209__PI_CALVL_VREF_DELTA_F2_MASK           0x0000000FU
+#define LPDDR4__DENALI_PI_209__PI_CALVL_VREF_DELTA_F2_SHIFT                   0U
+#define LPDDR4__DENALI_PI_209__PI_CALVL_VREF_DELTA_F2_WIDTH                   4U
+#define LPDDR4__PI_CALVL_VREF_DELTA_F2__REG DENALI_PI_209
+#define LPDDR4__PI_CALVL_VREF_DELTA_F2__FLD LPDDR4__DENALI_PI_209__PI_CALVL_VREF_DELTA_F2
+
+#define LPDDR4__DENALI_PI_209__PI_TDFI_CALVL_STROBE_F0_MASK          0x00000F00U
+#define LPDDR4__DENALI_PI_209__PI_TDFI_CALVL_STROBE_F0_SHIFT                  8U
+#define LPDDR4__DENALI_PI_209__PI_TDFI_CALVL_STROBE_F0_WIDTH                  4U
+#define LPDDR4__PI_TDFI_CALVL_STROBE_F0__REG DENALI_PI_209
+#define LPDDR4__PI_TDFI_CALVL_STROBE_F0__FLD LPDDR4__DENALI_PI_209__PI_TDFI_CALVL_STROBE_F0
+
+#define LPDDR4__DENALI_PI_209__PI_TXP_F0_MASK                        0x001F0000U
+#define LPDDR4__DENALI_PI_209__PI_TXP_F0_SHIFT                               16U
+#define LPDDR4__DENALI_PI_209__PI_TXP_F0_WIDTH                                5U
+#define LPDDR4__PI_TXP_F0__REG DENALI_PI_209
+#define LPDDR4__PI_TXP_F0__FLD LPDDR4__DENALI_PI_209__PI_TXP_F0
+
+#define LPDDR4__DENALI_PI_209__PI_TMRWCKEL_F0_MASK                   0xFF000000U
+#define LPDDR4__DENALI_PI_209__PI_TMRWCKEL_F0_SHIFT                          24U
+#define LPDDR4__DENALI_PI_209__PI_TMRWCKEL_F0_WIDTH                           8U
+#define LPDDR4__PI_TMRWCKEL_F0__REG DENALI_PI_209
+#define LPDDR4__PI_TMRWCKEL_F0__FLD LPDDR4__DENALI_PI_209__PI_TMRWCKEL_F0
+
+#define LPDDR4__DENALI_PI_210_READ_MASK                              0xFF1F0F1FU
+#define LPDDR4__DENALI_PI_210_WRITE_MASK                             0xFF1F0F1FU
+#define LPDDR4__DENALI_PI_210__PI_TCKELCK_F0_MASK                    0x0000001FU
+#define LPDDR4__DENALI_PI_210__PI_TCKELCK_F0_SHIFT                            0U
+#define LPDDR4__DENALI_PI_210__PI_TCKELCK_F0_WIDTH                            5U
+#define LPDDR4__PI_TCKELCK_F0__REG DENALI_PI_210
+#define LPDDR4__PI_TCKELCK_F0__FLD LPDDR4__DENALI_PI_210__PI_TCKELCK_F0
+
+#define LPDDR4__DENALI_PI_210__PI_TDFI_CALVL_STROBE_F1_MASK          0x00000F00U
+#define LPDDR4__DENALI_PI_210__PI_TDFI_CALVL_STROBE_F1_SHIFT                  8U
+#define LPDDR4__DENALI_PI_210__PI_TDFI_CALVL_STROBE_F1_WIDTH                  4U
+#define LPDDR4__PI_TDFI_CALVL_STROBE_F1__REG DENALI_PI_210
+#define LPDDR4__PI_TDFI_CALVL_STROBE_F1__FLD LPDDR4__DENALI_PI_210__PI_TDFI_CALVL_STROBE_F1
+
+#define LPDDR4__DENALI_PI_210__PI_TXP_F1_MASK                        0x001F0000U
+#define LPDDR4__DENALI_PI_210__PI_TXP_F1_SHIFT                               16U
+#define LPDDR4__DENALI_PI_210__PI_TXP_F1_WIDTH                                5U
+#define LPDDR4__PI_TXP_F1__REG DENALI_PI_210
+#define LPDDR4__PI_TXP_F1__FLD LPDDR4__DENALI_PI_210__PI_TXP_F1
+
+#define LPDDR4__DENALI_PI_210__PI_TMRWCKEL_F1_MASK                   0xFF000000U
+#define LPDDR4__DENALI_PI_210__PI_TMRWCKEL_F1_SHIFT                          24U
+#define LPDDR4__DENALI_PI_210__PI_TMRWCKEL_F1_WIDTH                           8U
+#define LPDDR4__PI_TMRWCKEL_F1__REG DENALI_PI_210
+#define LPDDR4__PI_TMRWCKEL_F1__FLD LPDDR4__DENALI_PI_210__PI_TMRWCKEL_F1
+
+#define LPDDR4__DENALI_PI_211_READ_MASK                              0xFF1F0F1FU
+#define LPDDR4__DENALI_PI_211_WRITE_MASK                             0xFF1F0F1FU
+#define LPDDR4__DENALI_PI_211__PI_TCKELCK_F1_MASK                    0x0000001FU
+#define LPDDR4__DENALI_PI_211__PI_TCKELCK_F1_SHIFT                            0U
+#define LPDDR4__DENALI_PI_211__PI_TCKELCK_F1_WIDTH                            5U
+#define LPDDR4__PI_TCKELCK_F1__REG DENALI_PI_211
+#define LPDDR4__PI_TCKELCK_F1__FLD LPDDR4__DENALI_PI_211__PI_TCKELCK_F1
+
+#define LPDDR4__DENALI_PI_211__PI_TDFI_CALVL_STROBE_F2_MASK          0x00000F00U
+#define LPDDR4__DENALI_PI_211__PI_TDFI_CALVL_STROBE_F2_SHIFT                  8U
+#define LPDDR4__DENALI_PI_211__PI_TDFI_CALVL_STROBE_F2_WIDTH                  4U
+#define LPDDR4__PI_TDFI_CALVL_STROBE_F2__REG DENALI_PI_211
+#define LPDDR4__PI_TDFI_CALVL_STROBE_F2__FLD LPDDR4__DENALI_PI_211__PI_TDFI_CALVL_STROBE_F2
+
+#define LPDDR4__DENALI_PI_211__PI_TXP_F2_MASK                        0x001F0000U
+#define LPDDR4__DENALI_PI_211__PI_TXP_F2_SHIFT                               16U
+#define LPDDR4__DENALI_PI_211__PI_TXP_F2_WIDTH                                5U
+#define LPDDR4__PI_TXP_F2__REG DENALI_PI_211
+#define LPDDR4__PI_TXP_F2__FLD LPDDR4__DENALI_PI_211__PI_TXP_F2
+
+#define LPDDR4__DENALI_PI_211__PI_TMRWCKEL_F2_MASK                   0xFF000000U
+#define LPDDR4__DENALI_PI_211__PI_TMRWCKEL_F2_SHIFT                          24U
+#define LPDDR4__DENALI_PI_211__PI_TMRWCKEL_F2_WIDTH                           8U
+#define LPDDR4__PI_TMRWCKEL_F2__REG DENALI_PI_211
+#define LPDDR4__PI_TMRWCKEL_F2__FLD LPDDR4__DENALI_PI_211__PI_TMRWCKEL_F2
+
+#define LPDDR4__DENALI_PI_212_READ_MASK                              0xFFFFFF1FU
+#define LPDDR4__DENALI_PI_212_WRITE_MASK                             0xFFFFFF1FU
+#define LPDDR4__DENALI_PI_212__PI_TCKELCK_F2_MASK                    0x0000001FU
+#define LPDDR4__DENALI_PI_212__PI_TCKELCK_F2_SHIFT                            0U
+#define LPDDR4__DENALI_PI_212__PI_TCKELCK_F2_WIDTH                            5U
+#define LPDDR4__PI_TCKELCK_F2__REG DENALI_PI_212
+#define LPDDR4__PI_TCKELCK_F2__FLD LPDDR4__DENALI_PI_212__PI_TCKELCK_F2
+
+#define LPDDR4__DENALI_PI_212__PI_TDFI_INIT_START_F0_MASK            0xFFFFFF00U
+#define LPDDR4__DENALI_PI_212__PI_TDFI_INIT_START_F0_SHIFT                    8U
+#define LPDDR4__DENALI_PI_212__PI_TDFI_INIT_START_F0_WIDTH                   24U
+#define LPDDR4__PI_TDFI_INIT_START_F0__REG DENALI_PI_212
+#define LPDDR4__PI_TDFI_INIT_START_F0__FLD LPDDR4__DENALI_PI_212__PI_TDFI_INIT_START_F0
+
+#define LPDDR4__DENALI_PI_213_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_213_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_213__PI_TDFI_INIT_COMPLETE_F0_MASK         0x00FFFFFFU
+#define LPDDR4__DENALI_PI_213__PI_TDFI_INIT_COMPLETE_F0_SHIFT                 0U
+#define LPDDR4__DENALI_PI_213__PI_TDFI_INIT_COMPLETE_F0_WIDTH                24U
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_F0__REG DENALI_PI_213
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_F0__FLD LPDDR4__DENALI_PI_213__PI_TDFI_INIT_COMPLETE_F0
+
+#define LPDDR4__DENALI_PI_214_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_214_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_214__PI_TDFI_INIT_START_F1_MASK            0x00FFFFFFU
+#define LPDDR4__DENALI_PI_214__PI_TDFI_INIT_START_F1_SHIFT                    0U
+#define LPDDR4__DENALI_PI_214__PI_TDFI_INIT_START_F1_WIDTH                   24U
+#define LPDDR4__PI_TDFI_INIT_START_F1__REG DENALI_PI_214
+#define LPDDR4__PI_TDFI_INIT_START_F1__FLD LPDDR4__DENALI_PI_214__PI_TDFI_INIT_START_F1
+
+#define LPDDR4__DENALI_PI_215_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_215_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_215__PI_TDFI_INIT_COMPLETE_F1_MASK         0x00FFFFFFU
+#define LPDDR4__DENALI_PI_215__PI_TDFI_INIT_COMPLETE_F1_SHIFT                 0U
+#define LPDDR4__DENALI_PI_215__PI_TDFI_INIT_COMPLETE_F1_WIDTH                24U
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_F1__REG DENALI_PI_215
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_F1__FLD LPDDR4__DENALI_PI_215__PI_TDFI_INIT_COMPLETE_F1
+
+#define LPDDR4__DENALI_PI_216_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_216_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_216__PI_TDFI_INIT_START_F2_MASK            0x00FFFFFFU
+#define LPDDR4__DENALI_PI_216__PI_TDFI_INIT_START_F2_SHIFT                    0U
+#define LPDDR4__DENALI_PI_216__PI_TDFI_INIT_START_F2_WIDTH                   24U
+#define LPDDR4__PI_TDFI_INIT_START_F2__REG DENALI_PI_216
+#define LPDDR4__PI_TDFI_INIT_START_F2__FLD LPDDR4__DENALI_PI_216__PI_TDFI_INIT_START_F2
+
+#define LPDDR4__DENALI_PI_217_READ_MASK                              0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_217_WRITE_MASK                             0x3FFFFFFFU
+#define LPDDR4__DENALI_PI_217__PI_TDFI_INIT_COMPLETE_F2_MASK         0x00FFFFFFU
+#define LPDDR4__DENALI_PI_217__PI_TDFI_INIT_COMPLETE_F2_SHIFT                 0U
+#define LPDDR4__DENALI_PI_217__PI_TDFI_INIT_COMPLETE_F2_WIDTH                24U
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_F2__REG DENALI_PI_217
+#define LPDDR4__PI_TDFI_INIT_COMPLETE_F2__FLD LPDDR4__DENALI_PI_217__PI_TDFI_INIT_COMPLETE_F2
+
+#define LPDDR4__DENALI_PI_217__PI_TCKEHDQS_F0_MASK                   0x3F000000U
+#define LPDDR4__DENALI_PI_217__PI_TCKEHDQS_F0_SHIFT                          24U
+#define LPDDR4__DENALI_PI_217__PI_TCKEHDQS_F0_WIDTH                           6U
+#define LPDDR4__PI_TCKEHDQS_F0__REG DENALI_PI_217
+#define LPDDR4__PI_TCKEHDQS_F0__FLD LPDDR4__DENALI_PI_217__PI_TCKEHDQS_F0
+
+#define LPDDR4__DENALI_PI_218_READ_MASK                              0x003F03FFU
+#define LPDDR4__DENALI_PI_218_WRITE_MASK                             0x003F03FFU
+#define LPDDR4__DENALI_PI_218__PI_TFC_F0_MASK                        0x000003FFU
+#define LPDDR4__DENALI_PI_218__PI_TFC_F0_SHIFT                                0U
+#define LPDDR4__DENALI_PI_218__PI_TFC_F0_WIDTH                               10U
+#define LPDDR4__PI_TFC_F0__REG DENALI_PI_218
+#define LPDDR4__PI_TFC_F0__FLD LPDDR4__DENALI_PI_218__PI_TFC_F0
+
+#define LPDDR4__DENALI_PI_218__PI_TCKEHDQS_F1_MASK                   0x003F0000U
+#define LPDDR4__DENALI_PI_218__PI_TCKEHDQS_F1_SHIFT                          16U
+#define LPDDR4__DENALI_PI_218__PI_TCKEHDQS_F1_WIDTH                           6U
+#define LPDDR4__PI_TCKEHDQS_F1__REG DENALI_PI_218
+#define LPDDR4__PI_TCKEHDQS_F1__FLD LPDDR4__DENALI_PI_218__PI_TCKEHDQS_F1
+
+#define LPDDR4__DENALI_PI_219_READ_MASK                              0x003F03FFU
+#define LPDDR4__DENALI_PI_219_WRITE_MASK                             0x003F03FFU
+#define LPDDR4__DENALI_PI_219__PI_TFC_F1_MASK                        0x000003FFU
+#define LPDDR4__DENALI_PI_219__PI_TFC_F1_SHIFT                                0U
+#define LPDDR4__DENALI_PI_219__PI_TFC_F1_WIDTH                               10U
+#define LPDDR4__PI_TFC_F1__REG DENALI_PI_219
+#define LPDDR4__PI_TFC_F1__FLD LPDDR4__DENALI_PI_219__PI_TFC_F1
+
+#define LPDDR4__DENALI_PI_219__PI_TCKEHDQS_F2_MASK                   0x003F0000U
+#define LPDDR4__DENALI_PI_219__PI_TCKEHDQS_F2_SHIFT                          16U
+#define LPDDR4__DENALI_PI_219__PI_TCKEHDQS_F2_WIDTH                           6U
+#define LPDDR4__PI_TCKEHDQS_F2__REG DENALI_PI_219
+#define LPDDR4__PI_TCKEHDQS_F2__FLD LPDDR4__DENALI_PI_219__PI_TCKEHDQS_F2
+
+#define LPDDR4__DENALI_PI_220_READ_MASK                              0x030303FFU
+#define LPDDR4__DENALI_PI_220_WRITE_MASK                             0x030303FFU
+#define LPDDR4__DENALI_PI_220__PI_TFC_F2_MASK                        0x000003FFU
+#define LPDDR4__DENALI_PI_220__PI_TFC_F2_SHIFT                                0U
+#define LPDDR4__DENALI_PI_220__PI_TFC_F2_WIDTH                               10U
+#define LPDDR4__PI_TFC_F2__REG DENALI_PI_220
+#define LPDDR4__PI_TFC_F2__FLD LPDDR4__DENALI_PI_220__PI_TFC_F2
+
+#define LPDDR4__DENALI_PI_220__PI_VREF_EN_F0_MASK                    0x00030000U
+#define LPDDR4__DENALI_PI_220__PI_VREF_EN_F0_SHIFT                           16U
+#define LPDDR4__DENALI_PI_220__PI_VREF_EN_F0_WIDTH                            2U
+#define LPDDR4__PI_VREF_EN_F0__REG DENALI_PI_220
+#define LPDDR4__PI_VREF_EN_F0__FLD LPDDR4__DENALI_PI_220__PI_VREF_EN_F0
+
+#define LPDDR4__DENALI_PI_220__PI_VREF_EN_F1_MASK                    0x03000000U
+#define LPDDR4__DENALI_PI_220__PI_VREF_EN_F1_SHIFT                           24U
+#define LPDDR4__DENALI_PI_220__PI_VREF_EN_F1_WIDTH                            2U
+#define LPDDR4__PI_VREF_EN_F1__REG DENALI_PI_220
+#define LPDDR4__PI_VREF_EN_F1__FLD LPDDR4__DENALI_PI_220__PI_VREF_EN_F1
+
+#define LPDDR4__DENALI_PI_221_READ_MASK                              0x0003FF03U
+#define LPDDR4__DENALI_PI_221_WRITE_MASK                             0x0003FF03U
+#define LPDDR4__DENALI_PI_221__PI_VREF_EN_F2_MASK                    0x00000003U
+#define LPDDR4__DENALI_PI_221__PI_VREF_EN_F2_SHIFT                            0U
+#define LPDDR4__DENALI_PI_221__PI_VREF_EN_F2_WIDTH                            2U
+#define LPDDR4__PI_VREF_EN_F2__REG DENALI_PI_221
+#define LPDDR4__PI_VREF_EN_F2__FLD LPDDR4__DENALI_PI_221__PI_VREF_EN_F2
+
+#define LPDDR4__DENALI_PI_221__PI_TDFI_WDQLVL_WR_F0_MASK             0x0003FF00U
+#define LPDDR4__DENALI_PI_221__PI_TDFI_WDQLVL_WR_F0_SHIFT                     8U
+#define LPDDR4__DENALI_PI_221__PI_TDFI_WDQLVL_WR_F0_WIDTH                    10U
+#define LPDDR4__PI_TDFI_WDQLVL_WR_F0__REG DENALI_PI_221
+#define LPDDR4__PI_TDFI_WDQLVL_WR_F0__FLD LPDDR4__DENALI_PI_221__PI_TDFI_WDQLVL_WR_F0
+
+#define LPDDR4__DENALI_PI_222_READ_MASK                              0x7F7F03FFU
+#define LPDDR4__DENALI_PI_222_WRITE_MASK                             0x7F7F03FFU
+#define LPDDR4__DENALI_PI_222__PI_TDFI_WDQLVL_RW_F0_MASK             0x000003FFU
+#define LPDDR4__DENALI_PI_222__PI_TDFI_WDQLVL_RW_F0_SHIFT                     0U
+#define LPDDR4__DENALI_PI_222__PI_TDFI_WDQLVL_RW_F0_WIDTH                    10U
+#define LPDDR4__PI_TDFI_WDQLVL_RW_F0__REG DENALI_PI_222
+#define LPDDR4__PI_TDFI_WDQLVL_RW_F0__FLD LPDDR4__DENALI_PI_222__PI_TDFI_WDQLVL_RW_F0
+
+#define LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_START_POINT_F0_MASK 0x007F0000U
+#define LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_START_POINT_F0_SHIFT   16U
+#define LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_START_POINT_F0_WIDTH    7U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F0__REG DENALI_PI_222
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F0__FLD LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_START_POINT_F0
+
+#define LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_MASK 0x7F000000U
+#define LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_SHIFT    24U
+#define LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_WIDTH     7U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0__REG DENALI_PI_222
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0__FLD LPDDR4__DENALI_PI_222__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0
+
+#define LPDDR4__DENALI_PI_223_READ_MASK                              0x1F03030FU
+#define LPDDR4__DENALI_PI_223_WRITE_MASK                             0x1F03030FU
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_VREF_DELTA_F0_MASK          0x0000000FU
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_VREF_DELTA_F0_SHIFT                  0U
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_VREF_DELTA_F0_WIDTH                  4U
+#define LPDDR4__PI_WDQLVL_VREF_DELTA_F0__REG DENALI_PI_223
+#define LPDDR4__PI_WDQLVL_VREF_DELTA_F0__FLD LPDDR4__DENALI_PI_223__PI_WDQLVL_VREF_DELTA_F0
+
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_EN_F0_MASK                  0x00000300U
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_EN_F0_SHIFT                          8U
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_EN_F0_WIDTH                          2U
+#define LPDDR4__PI_WDQLVL_EN_F0__REG DENALI_PI_223
+#define LPDDR4__PI_WDQLVL_EN_F0__FLD LPDDR4__DENALI_PI_223__PI_WDQLVL_EN_F0
+
+#define LPDDR4__DENALI_PI_223__PI_NTP_TRAIN_EN_F0_MASK               0x00030000U
+#define LPDDR4__DENALI_PI_223__PI_NTP_TRAIN_EN_F0_SHIFT                      16U
+#define LPDDR4__DENALI_PI_223__PI_NTP_TRAIN_EN_F0_WIDTH                       2U
+#define LPDDR4__PI_NTP_TRAIN_EN_F0__REG DENALI_PI_223
+#define LPDDR4__PI_NTP_TRAIN_EN_F0__FLD LPDDR4__DENALI_PI_223__PI_NTP_TRAIN_EN_F0
+
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_CL_F0_MASK                  0x1F000000U
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_CL_F0_SHIFT                         24U
+#define LPDDR4__DENALI_PI_223__PI_WDQLVL_CL_F0_WIDTH                          5U
+#define LPDDR4__PI_WDQLVL_CL_F0__REG DENALI_PI_223
+#define LPDDR4__PI_WDQLVL_CL_F0__FLD LPDDR4__DENALI_PI_223__PI_WDQLVL_CL_F0
+
+#define LPDDR4__DENALI_PI_224_READ_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_PI_224_WRITE_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PI_224__PI_WDQLVL_RDLAT_ADJ_F0_MASK           0x000000FFU
+#define LPDDR4__DENALI_PI_224__PI_WDQLVL_RDLAT_ADJ_F0_SHIFT                   0U
+#define LPDDR4__DENALI_PI_224__PI_WDQLVL_RDLAT_ADJ_F0_WIDTH                   8U
+#define LPDDR4__PI_WDQLVL_RDLAT_ADJ_F0__REG DENALI_PI_224
+#define LPDDR4__PI_WDQLVL_RDLAT_ADJ_F0__FLD LPDDR4__DENALI_PI_224__PI_WDQLVL_RDLAT_ADJ_F0
+
+#define LPDDR4__DENALI_PI_224__PI_WDQLVL_WRLAT_ADJ_F0_MASK           0x0000FF00U
+#define LPDDR4__DENALI_PI_224__PI_WDQLVL_WRLAT_ADJ_F0_SHIFT                   8U
+#define LPDDR4__DENALI_PI_224__PI_WDQLVL_WRLAT_ADJ_F0_WIDTH                   8U
+#define LPDDR4__PI_WDQLVL_WRLAT_ADJ_F0__REG DENALI_PI_224
+#define LPDDR4__PI_WDQLVL_WRLAT_ADJ_F0__FLD LPDDR4__DENALI_PI_224__PI_WDQLVL_WRLAT_ADJ_F0
+
+#define LPDDR4__DENALI_PI_224__PI_TDFI_WDQLVL_WR_F1_MASK             0x03FF0000U
+#define LPDDR4__DENALI_PI_224__PI_TDFI_WDQLVL_WR_F1_SHIFT                    16U
+#define LPDDR4__DENALI_PI_224__PI_TDFI_WDQLVL_WR_F1_WIDTH                    10U
+#define LPDDR4__PI_TDFI_WDQLVL_WR_F1__REG DENALI_PI_224
+#define LPDDR4__PI_TDFI_WDQLVL_WR_F1__FLD LPDDR4__DENALI_PI_224__PI_TDFI_WDQLVL_WR_F1
+
+#define LPDDR4__DENALI_PI_225_READ_MASK                              0x7F7F03FFU
+#define LPDDR4__DENALI_PI_225_WRITE_MASK                             0x7F7F03FFU
+#define LPDDR4__DENALI_PI_225__PI_TDFI_WDQLVL_RW_F1_MASK             0x000003FFU
+#define LPDDR4__DENALI_PI_225__PI_TDFI_WDQLVL_RW_F1_SHIFT                     0U
+#define LPDDR4__DENALI_PI_225__PI_TDFI_WDQLVL_RW_F1_WIDTH                    10U
+#define LPDDR4__PI_TDFI_WDQLVL_RW_F1__REG DENALI_PI_225
+#define LPDDR4__PI_TDFI_WDQLVL_RW_F1__FLD LPDDR4__DENALI_PI_225__PI_TDFI_WDQLVL_RW_F1
+
+#define LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_START_POINT_F1_MASK 0x007F0000U
+#define LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_START_POINT_F1_SHIFT   16U
+#define LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_START_POINT_F1_WIDTH    7U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F1__REG DENALI_PI_225
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F1__FLD LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_START_POINT_F1
+
+#define LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_MASK 0x7F000000U
+#define LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_SHIFT    24U
+#define LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_WIDTH     7U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1__REG DENALI_PI_225
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1__FLD LPDDR4__DENALI_PI_225__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1
+
+#define LPDDR4__DENALI_PI_226_READ_MASK                              0x1F03030FU
+#define LPDDR4__DENALI_PI_226_WRITE_MASK                             0x1F03030FU
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_VREF_DELTA_F1_MASK          0x0000000FU
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_VREF_DELTA_F1_SHIFT                  0U
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_VREF_DELTA_F1_WIDTH                  4U
+#define LPDDR4__PI_WDQLVL_VREF_DELTA_F1__REG DENALI_PI_226
+#define LPDDR4__PI_WDQLVL_VREF_DELTA_F1__FLD LPDDR4__DENALI_PI_226__PI_WDQLVL_VREF_DELTA_F1
+
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_EN_F1_MASK                  0x00000300U
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_EN_F1_SHIFT                          8U
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_EN_F1_WIDTH                          2U
+#define LPDDR4__PI_WDQLVL_EN_F1__REG DENALI_PI_226
+#define LPDDR4__PI_WDQLVL_EN_F1__FLD LPDDR4__DENALI_PI_226__PI_WDQLVL_EN_F1
+
+#define LPDDR4__DENALI_PI_226__PI_NTP_TRAIN_EN_F1_MASK               0x00030000U
+#define LPDDR4__DENALI_PI_226__PI_NTP_TRAIN_EN_F1_SHIFT                      16U
+#define LPDDR4__DENALI_PI_226__PI_NTP_TRAIN_EN_F1_WIDTH                       2U
+#define LPDDR4__PI_NTP_TRAIN_EN_F1__REG DENALI_PI_226
+#define LPDDR4__PI_NTP_TRAIN_EN_F1__FLD LPDDR4__DENALI_PI_226__PI_NTP_TRAIN_EN_F1
+
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_CL_F1_MASK                  0x1F000000U
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_CL_F1_SHIFT                         24U
+#define LPDDR4__DENALI_PI_226__PI_WDQLVL_CL_F1_WIDTH                          5U
+#define LPDDR4__PI_WDQLVL_CL_F1__REG DENALI_PI_226
+#define LPDDR4__PI_WDQLVL_CL_F1__FLD LPDDR4__DENALI_PI_226__PI_WDQLVL_CL_F1
+
+#define LPDDR4__DENALI_PI_227_READ_MASK                              0x03FFFFFFU
+#define LPDDR4__DENALI_PI_227_WRITE_MASK                             0x03FFFFFFU
+#define LPDDR4__DENALI_PI_227__PI_WDQLVL_RDLAT_ADJ_F1_MASK           0x000000FFU
+#define LPDDR4__DENALI_PI_227__PI_WDQLVL_RDLAT_ADJ_F1_SHIFT                   0U
+#define LPDDR4__DENALI_PI_227__PI_WDQLVL_RDLAT_ADJ_F1_WIDTH                   8U
+#define LPDDR4__PI_WDQLVL_RDLAT_ADJ_F1__REG DENALI_PI_227
+#define LPDDR4__PI_WDQLVL_RDLAT_ADJ_F1__FLD LPDDR4__DENALI_PI_227__PI_WDQLVL_RDLAT_ADJ_F1
+
+#define LPDDR4__DENALI_PI_227__PI_WDQLVL_WRLAT_ADJ_F1_MASK           0x0000FF00U
+#define LPDDR4__DENALI_PI_227__PI_WDQLVL_WRLAT_ADJ_F1_SHIFT                   8U
+#define LPDDR4__DENALI_PI_227__PI_WDQLVL_WRLAT_ADJ_F1_WIDTH                   8U
+#define LPDDR4__PI_WDQLVL_WRLAT_ADJ_F1__REG DENALI_PI_227
+#define LPDDR4__PI_WDQLVL_WRLAT_ADJ_F1__FLD LPDDR4__DENALI_PI_227__PI_WDQLVL_WRLAT_ADJ_F1
+
+#define LPDDR4__DENALI_PI_227__PI_TDFI_WDQLVL_WR_F2_MASK             0x03FF0000U
+#define LPDDR4__DENALI_PI_227__PI_TDFI_WDQLVL_WR_F2_SHIFT                    16U
+#define LPDDR4__DENALI_PI_227__PI_TDFI_WDQLVL_WR_F2_WIDTH                    10U
+#define LPDDR4__PI_TDFI_WDQLVL_WR_F2__REG DENALI_PI_227
+#define LPDDR4__PI_TDFI_WDQLVL_WR_F2__FLD LPDDR4__DENALI_PI_227__PI_TDFI_WDQLVL_WR_F2
+
+#define LPDDR4__DENALI_PI_228_READ_MASK                              0x7F7F03FFU
+#define LPDDR4__DENALI_PI_228_WRITE_MASK                             0x7F7F03FFU
+#define LPDDR4__DENALI_PI_228__PI_TDFI_WDQLVL_RW_F2_MASK             0x000003FFU
+#define LPDDR4__DENALI_PI_228__PI_TDFI_WDQLVL_RW_F2_SHIFT                     0U
+#define LPDDR4__DENALI_PI_228__PI_TDFI_WDQLVL_RW_F2_WIDTH                    10U
+#define LPDDR4__PI_TDFI_WDQLVL_RW_F2__REG DENALI_PI_228
+#define LPDDR4__PI_TDFI_WDQLVL_RW_F2__FLD LPDDR4__DENALI_PI_228__PI_TDFI_WDQLVL_RW_F2
+
+#define LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_START_POINT_F2_MASK 0x007F0000U
+#define LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_START_POINT_F2_SHIFT   16U
+#define LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_START_POINT_F2_WIDTH    7U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F2__REG DENALI_PI_228
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_START_POINT_F2__FLD LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_START_POINT_F2
+
+#define LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_MASK 0x7F000000U
+#define LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_SHIFT    24U
+#define LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_WIDTH     7U
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2__REG DENALI_PI_228
+#define LPDDR4__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2__FLD LPDDR4__DENALI_PI_228__PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2
+
+#define LPDDR4__DENALI_PI_229_READ_MASK                              0x1F03030FU
+#define LPDDR4__DENALI_PI_229_WRITE_MASK                             0x1F03030FU
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_VREF_DELTA_F2_MASK          0x0000000FU
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_VREF_DELTA_F2_SHIFT                  0U
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_VREF_DELTA_F2_WIDTH                  4U
+#define LPDDR4__PI_WDQLVL_VREF_DELTA_F2__REG DENALI_PI_229
+#define LPDDR4__PI_WDQLVL_VREF_DELTA_F2__FLD LPDDR4__DENALI_PI_229__PI_WDQLVL_VREF_DELTA_F2
+
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_EN_F2_MASK                  0x00000300U
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_EN_F2_SHIFT                          8U
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_EN_F2_WIDTH                          2U
+#define LPDDR4__PI_WDQLVL_EN_F2__REG DENALI_PI_229
+#define LPDDR4__PI_WDQLVL_EN_F2__FLD LPDDR4__DENALI_PI_229__PI_WDQLVL_EN_F2
+
+#define LPDDR4__DENALI_PI_229__PI_NTP_TRAIN_EN_F2_MASK               0x00030000U
+#define LPDDR4__DENALI_PI_229__PI_NTP_TRAIN_EN_F2_SHIFT                      16U
+#define LPDDR4__DENALI_PI_229__PI_NTP_TRAIN_EN_F2_WIDTH                       2U
+#define LPDDR4__PI_NTP_TRAIN_EN_F2__REG DENALI_PI_229
+#define LPDDR4__PI_NTP_TRAIN_EN_F2__FLD LPDDR4__DENALI_PI_229__PI_NTP_TRAIN_EN_F2
+
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_CL_F2_MASK                  0x1F000000U
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_CL_F2_SHIFT                         24U
+#define LPDDR4__DENALI_PI_229__PI_WDQLVL_CL_F2_WIDTH                          5U
+#define LPDDR4__PI_WDQLVL_CL_F2__REG DENALI_PI_229
+#define LPDDR4__PI_WDQLVL_CL_F2__FLD LPDDR4__DENALI_PI_229__PI_WDQLVL_CL_F2
+
+#define LPDDR4__DENALI_PI_230_READ_MASK                              0x0303FFFFU
+#define LPDDR4__DENALI_PI_230_WRITE_MASK                             0x0303FFFFU
+#define LPDDR4__DENALI_PI_230__PI_WDQLVL_RDLAT_ADJ_F2_MASK           0x000000FFU
+#define LPDDR4__DENALI_PI_230__PI_WDQLVL_RDLAT_ADJ_F2_SHIFT                   0U
+#define LPDDR4__DENALI_PI_230__PI_WDQLVL_RDLAT_ADJ_F2_WIDTH                   8U
+#define LPDDR4__PI_WDQLVL_RDLAT_ADJ_F2__REG DENALI_PI_230
+#define LPDDR4__PI_WDQLVL_RDLAT_ADJ_F2__FLD LPDDR4__DENALI_PI_230__PI_WDQLVL_RDLAT_ADJ_F2
+
+#define LPDDR4__DENALI_PI_230__PI_WDQLVL_WRLAT_ADJ_F2_MASK           0x0000FF00U
+#define LPDDR4__DENALI_PI_230__PI_WDQLVL_WRLAT_ADJ_F2_SHIFT                   8U
+#define LPDDR4__DENALI_PI_230__PI_WDQLVL_WRLAT_ADJ_F2_WIDTH                   8U
+#define LPDDR4__PI_WDQLVL_WRLAT_ADJ_F2__REG DENALI_PI_230
+#define LPDDR4__PI_WDQLVL_WRLAT_ADJ_F2__FLD LPDDR4__DENALI_PI_230__PI_WDQLVL_WRLAT_ADJ_F2
+
+#define LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F0_MASK            0x00030000U
+#define LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F0_SHIFT                   16U
+#define LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F0_WIDTH                    2U
+#define LPDDR4__PI_RD_DBI_LEVEL_EN_F0__REG DENALI_PI_230
+#define LPDDR4__PI_RD_DBI_LEVEL_EN_F0__FLD LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F0
+
+#define LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F1_MASK            0x03000000U
+#define LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F1_SHIFT                   24U
+#define LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F1_WIDTH                    2U
+#define LPDDR4__PI_RD_DBI_LEVEL_EN_F1__REG DENALI_PI_230
+#define LPDDR4__PI_RD_DBI_LEVEL_EN_F1__FLD LPDDR4__DENALI_PI_230__PI_RD_DBI_LEVEL_EN_F1
+
+#define LPDDR4__DENALI_PI_231_READ_MASK                              0xFFFFFF03U
+#define LPDDR4__DENALI_PI_231_WRITE_MASK                             0xFFFFFF03U
+#define LPDDR4__DENALI_PI_231__PI_RD_DBI_LEVEL_EN_F2_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_231__PI_RD_DBI_LEVEL_EN_F2_SHIFT                    0U
+#define LPDDR4__DENALI_PI_231__PI_RD_DBI_LEVEL_EN_F2_WIDTH                    2U
+#define LPDDR4__PI_RD_DBI_LEVEL_EN_F2__REG DENALI_PI_231
+#define LPDDR4__PI_RD_DBI_LEVEL_EN_F2__FLD LPDDR4__DENALI_PI_231__PI_RD_DBI_LEVEL_EN_F2
+
+#define LPDDR4__DENALI_PI_231__PI_TRTP_F0_MASK                       0x0000FF00U
+#define LPDDR4__DENALI_PI_231__PI_TRTP_F0_SHIFT                               8U
+#define LPDDR4__DENALI_PI_231__PI_TRTP_F0_WIDTH                               8U
+#define LPDDR4__PI_TRTP_F0__REG DENALI_PI_231
+#define LPDDR4__PI_TRTP_F0__FLD LPDDR4__DENALI_PI_231__PI_TRTP_F0
+
+#define LPDDR4__DENALI_PI_231__PI_TRP_F0_MASK                        0x00FF0000U
+#define LPDDR4__DENALI_PI_231__PI_TRP_F0_SHIFT                               16U
+#define LPDDR4__DENALI_PI_231__PI_TRP_F0_WIDTH                                8U
+#define LPDDR4__PI_TRP_F0__REG DENALI_PI_231
+#define LPDDR4__PI_TRP_F0__FLD LPDDR4__DENALI_PI_231__PI_TRP_F0
+
+#define LPDDR4__DENALI_PI_231__PI_TRCD_F0_MASK                       0xFF000000U
+#define LPDDR4__DENALI_PI_231__PI_TRCD_F0_SHIFT                              24U
+#define LPDDR4__DENALI_PI_231__PI_TRCD_F0_WIDTH                               8U
+#define LPDDR4__PI_TRCD_F0__REG DENALI_PI_231
+#define LPDDR4__PI_TRCD_F0__FLD LPDDR4__DENALI_PI_231__PI_TRCD_F0
+
+#define LPDDR4__DENALI_PI_232_READ_MASK                              0x00FF3F1FU
+#define LPDDR4__DENALI_PI_232_WRITE_MASK                             0x00FF3F1FU
+#define LPDDR4__DENALI_PI_232__PI_TCCD_L_F0_MASK                     0x0000001FU
+#define LPDDR4__DENALI_PI_232__PI_TCCD_L_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_232__PI_TCCD_L_F0_WIDTH                             5U
+#define LPDDR4__PI_TCCD_L_F0__REG DENALI_PI_232
+#define LPDDR4__PI_TCCD_L_F0__FLD LPDDR4__DENALI_PI_232__PI_TCCD_L_F0
+
+#define LPDDR4__DENALI_PI_232__PI_TWTR_F0_MASK                       0x00003F00U
+#define LPDDR4__DENALI_PI_232__PI_TWTR_F0_SHIFT                               8U
+#define LPDDR4__DENALI_PI_232__PI_TWTR_F0_WIDTH                               6U
+#define LPDDR4__PI_TWTR_F0__REG DENALI_PI_232
+#define LPDDR4__PI_TWTR_F0__FLD LPDDR4__DENALI_PI_232__PI_TWTR_F0
+
+#define LPDDR4__DENALI_PI_232__PI_TWR_F0_MASK                        0x00FF0000U
+#define LPDDR4__DENALI_PI_232__PI_TWR_F0_SHIFT                               16U
+#define LPDDR4__DENALI_PI_232__PI_TWR_F0_WIDTH                                8U
+#define LPDDR4__PI_TWR_F0__REG DENALI_PI_232
+#define LPDDR4__PI_TWR_F0__FLD LPDDR4__DENALI_PI_232__PI_TWR_F0
+
+#define LPDDR4__DENALI_PI_233_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PI_233_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PI_233__PI_TRAS_MAX_F0_MASK                   0x000FFFFFU
+#define LPDDR4__DENALI_PI_233__PI_TRAS_MAX_F0_SHIFT                           0U
+#define LPDDR4__DENALI_PI_233__PI_TRAS_MAX_F0_WIDTH                          20U
+#define LPDDR4__PI_TRAS_MAX_F0__REG DENALI_PI_233
+#define LPDDR4__PI_TRAS_MAX_F0__FLD LPDDR4__DENALI_PI_233__PI_TRAS_MAX_F0
+
+#define LPDDR4__DENALI_PI_234_READ_MASK                              0x3F0F01FFU
+#define LPDDR4__DENALI_PI_234_WRITE_MASK                             0x3F0F01FFU
+#define LPDDR4__DENALI_PI_234__PI_TRAS_MIN_F0_MASK                   0x000001FFU
+#define LPDDR4__DENALI_PI_234__PI_TRAS_MIN_F0_SHIFT                           0U
+#define LPDDR4__DENALI_PI_234__PI_TRAS_MIN_F0_WIDTH                           9U
+#define LPDDR4__PI_TRAS_MIN_F0__REG DENALI_PI_234
+#define LPDDR4__PI_TRAS_MIN_F0__FLD LPDDR4__DENALI_PI_234__PI_TRAS_MIN_F0
+
+#define LPDDR4__DENALI_PI_234__PI_TDQSCK_MAX_F0_MASK                 0x000F0000U
+#define LPDDR4__DENALI_PI_234__PI_TDQSCK_MAX_F0_SHIFT                        16U
+#define LPDDR4__DENALI_PI_234__PI_TDQSCK_MAX_F0_WIDTH                         4U
+#define LPDDR4__PI_TDQSCK_MAX_F0__REG DENALI_PI_234
+#define LPDDR4__PI_TDQSCK_MAX_F0__FLD LPDDR4__DENALI_PI_234__PI_TDQSCK_MAX_F0
+
+#define LPDDR4__DENALI_PI_234__PI_TCCDMW_F0_MASK                     0x3F000000U
+#define LPDDR4__DENALI_PI_234__PI_TCCDMW_F0_SHIFT                            24U
+#define LPDDR4__DENALI_PI_234__PI_TCCDMW_F0_WIDTH                             6U
+#define LPDDR4__PI_TCCDMW_F0__REG DENALI_PI_234
+#define LPDDR4__PI_TCCDMW_F0__FLD LPDDR4__DENALI_PI_234__PI_TCCDMW_F0
+
+#define LPDDR4__DENALI_PI_235_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_235_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_235__PI_TSR_F0_MASK                        0x000000FFU
+#define LPDDR4__DENALI_PI_235__PI_TSR_F0_SHIFT                                0U
+#define LPDDR4__DENALI_PI_235__PI_TSR_F0_WIDTH                                8U
+#define LPDDR4__PI_TSR_F0__REG DENALI_PI_235
+#define LPDDR4__PI_TSR_F0__FLD LPDDR4__DENALI_PI_235__PI_TSR_F0
+
+#define LPDDR4__DENALI_PI_235__PI_TMRD_F0_MASK                       0x0000FF00U
+#define LPDDR4__DENALI_PI_235__PI_TMRD_F0_SHIFT                               8U
+#define LPDDR4__DENALI_PI_235__PI_TMRD_F0_WIDTH                               8U
+#define LPDDR4__PI_TMRD_F0__REG DENALI_PI_235
+#define LPDDR4__PI_TMRD_F0__FLD LPDDR4__DENALI_PI_235__PI_TMRD_F0
+
+#define LPDDR4__DENALI_PI_235__PI_TMRW_F0_MASK                       0x00FF0000U
+#define LPDDR4__DENALI_PI_235__PI_TMRW_F0_SHIFT                              16U
+#define LPDDR4__DENALI_PI_235__PI_TMRW_F0_WIDTH                               8U
+#define LPDDR4__PI_TMRW_F0__REG DENALI_PI_235
+#define LPDDR4__PI_TMRW_F0__FLD LPDDR4__DENALI_PI_235__PI_TMRW_F0
+
+#define LPDDR4__DENALI_PI_235__PI_TMOD_F0_MASK                       0xFF000000U
+#define LPDDR4__DENALI_PI_235__PI_TMOD_F0_SHIFT                              24U
+#define LPDDR4__DENALI_PI_235__PI_TMOD_F0_WIDTH                               8U
+#define LPDDR4__PI_TMOD_F0__REG DENALI_PI_235
+#define LPDDR4__PI_TMOD_F0__FLD LPDDR4__DENALI_PI_235__PI_TMOD_F0
+
+#define LPDDR4__DENALI_PI_236_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_236_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_236__PI_TMOD_PAR_F0_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_236__PI_TMOD_PAR_F0_SHIFT                           0U
+#define LPDDR4__DENALI_PI_236__PI_TMOD_PAR_F0_WIDTH                           8U
+#define LPDDR4__PI_TMOD_PAR_F0__REG DENALI_PI_236
+#define LPDDR4__PI_TMOD_PAR_F0__FLD LPDDR4__DENALI_PI_236__PI_TMOD_PAR_F0
+
+#define LPDDR4__DENALI_PI_236__PI_TMRD_PAR_F0_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_PI_236__PI_TMRD_PAR_F0_SHIFT                           8U
+#define LPDDR4__DENALI_PI_236__PI_TMRD_PAR_F0_WIDTH                           8U
+#define LPDDR4__PI_TMRD_PAR_F0__REG DENALI_PI_236
+#define LPDDR4__PI_TMRD_PAR_F0__FLD LPDDR4__DENALI_PI_236__PI_TMRD_PAR_F0
+
+#define LPDDR4__DENALI_PI_236__PI_TRTP_F1_MASK                       0x00FF0000U
+#define LPDDR4__DENALI_PI_236__PI_TRTP_F1_SHIFT                              16U
+#define LPDDR4__DENALI_PI_236__PI_TRTP_F1_WIDTH                               8U
+#define LPDDR4__PI_TRTP_F1__REG DENALI_PI_236
+#define LPDDR4__PI_TRTP_F1__FLD LPDDR4__DENALI_PI_236__PI_TRTP_F1
+
+#define LPDDR4__DENALI_PI_236__PI_TRP_F1_MASK                        0xFF000000U
+#define LPDDR4__DENALI_PI_236__PI_TRP_F1_SHIFT                               24U
+#define LPDDR4__DENALI_PI_236__PI_TRP_F1_WIDTH                                8U
+#define LPDDR4__PI_TRP_F1__REG DENALI_PI_236
+#define LPDDR4__PI_TRP_F1__FLD LPDDR4__DENALI_PI_236__PI_TRP_F1
+
+#define LPDDR4__DENALI_PI_237_READ_MASK                              0xFF3F1FFFU
+#define LPDDR4__DENALI_PI_237_WRITE_MASK                             0xFF3F1FFFU
+#define LPDDR4__DENALI_PI_237__PI_TRCD_F1_MASK                       0x000000FFU
+#define LPDDR4__DENALI_PI_237__PI_TRCD_F1_SHIFT                               0U
+#define LPDDR4__DENALI_PI_237__PI_TRCD_F1_WIDTH                               8U
+#define LPDDR4__PI_TRCD_F1__REG DENALI_PI_237
+#define LPDDR4__PI_TRCD_F1__FLD LPDDR4__DENALI_PI_237__PI_TRCD_F1
+
+#define LPDDR4__DENALI_PI_237__PI_TCCD_L_F1_MASK                     0x00001F00U
+#define LPDDR4__DENALI_PI_237__PI_TCCD_L_F1_SHIFT                             8U
+#define LPDDR4__DENALI_PI_237__PI_TCCD_L_F1_WIDTH                             5U
+#define LPDDR4__PI_TCCD_L_F1__REG DENALI_PI_237
+#define LPDDR4__PI_TCCD_L_F1__FLD LPDDR4__DENALI_PI_237__PI_TCCD_L_F1
+
+#define LPDDR4__DENALI_PI_237__PI_TWTR_F1_MASK                       0x003F0000U
+#define LPDDR4__DENALI_PI_237__PI_TWTR_F1_SHIFT                              16U
+#define LPDDR4__DENALI_PI_237__PI_TWTR_F1_WIDTH                               6U
+#define LPDDR4__PI_TWTR_F1__REG DENALI_PI_237
+#define LPDDR4__PI_TWTR_F1__FLD LPDDR4__DENALI_PI_237__PI_TWTR_F1
+
+#define LPDDR4__DENALI_PI_237__PI_TWR_F1_MASK                        0xFF000000U
+#define LPDDR4__DENALI_PI_237__PI_TWR_F1_SHIFT                               24U
+#define LPDDR4__DENALI_PI_237__PI_TWR_F1_WIDTH                                8U
+#define LPDDR4__PI_TWR_F1__REG DENALI_PI_237
+#define LPDDR4__PI_TWR_F1__FLD LPDDR4__DENALI_PI_237__PI_TWR_F1
+
+#define LPDDR4__DENALI_PI_238_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PI_238_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PI_238__PI_TRAS_MAX_F1_MASK                   0x000FFFFFU
+#define LPDDR4__DENALI_PI_238__PI_TRAS_MAX_F1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_238__PI_TRAS_MAX_F1_WIDTH                          20U
+#define LPDDR4__PI_TRAS_MAX_F1__REG DENALI_PI_238
+#define LPDDR4__PI_TRAS_MAX_F1__FLD LPDDR4__DENALI_PI_238__PI_TRAS_MAX_F1
+
+#define LPDDR4__DENALI_PI_239_READ_MASK                              0x3F0F01FFU
+#define LPDDR4__DENALI_PI_239_WRITE_MASK                             0x3F0F01FFU
+#define LPDDR4__DENALI_PI_239__PI_TRAS_MIN_F1_MASK                   0x000001FFU
+#define LPDDR4__DENALI_PI_239__PI_TRAS_MIN_F1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_239__PI_TRAS_MIN_F1_WIDTH                           9U
+#define LPDDR4__PI_TRAS_MIN_F1__REG DENALI_PI_239
+#define LPDDR4__PI_TRAS_MIN_F1__FLD LPDDR4__DENALI_PI_239__PI_TRAS_MIN_F1
+
+#define LPDDR4__DENALI_PI_239__PI_TDQSCK_MAX_F1_MASK                 0x000F0000U
+#define LPDDR4__DENALI_PI_239__PI_TDQSCK_MAX_F1_SHIFT                        16U
+#define LPDDR4__DENALI_PI_239__PI_TDQSCK_MAX_F1_WIDTH                         4U
+#define LPDDR4__PI_TDQSCK_MAX_F1__REG DENALI_PI_239
+#define LPDDR4__PI_TDQSCK_MAX_F1__FLD LPDDR4__DENALI_PI_239__PI_TDQSCK_MAX_F1
+
+#define LPDDR4__DENALI_PI_239__PI_TCCDMW_F1_MASK                     0x3F000000U
+#define LPDDR4__DENALI_PI_239__PI_TCCDMW_F1_SHIFT                            24U
+#define LPDDR4__DENALI_PI_239__PI_TCCDMW_F1_WIDTH                             6U
+#define LPDDR4__PI_TCCDMW_F1__REG DENALI_PI_239
+#define LPDDR4__PI_TCCDMW_F1__FLD LPDDR4__DENALI_PI_239__PI_TCCDMW_F1
+
+#define LPDDR4__DENALI_PI_240_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_240_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_240__PI_TSR_F1_MASK                        0x000000FFU
+#define LPDDR4__DENALI_PI_240__PI_TSR_F1_SHIFT                                0U
+#define LPDDR4__DENALI_PI_240__PI_TSR_F1_WIDTH                                8U
+#define LPDDR4__PI_TSR_F1__REG DENALI_PI_240
+#define LPDDR4__PI_TSR_F1__FLD LPDDR4__DENALI_PI_240__PI_TSR_F1
+
+#define LPDDR4__DENALI_PI_240__PI_TMRD_F1_MASK                       0x0000FF00U
+#define LPDDR4__DENALI_PI_240__PI_TMRD_F1_SHIFT                               8U
+#define LPDDR4__DENALI_PI_240__PI_TMRD_F1_WIDTH                               8U
+#define LPDDR4__PI_TMRD_F1__REG DENALI_PI_240
+#define LPDDR4__PI_TMRD_F1__FLD LPDDR4__DENALI_PI_240__PI_TMRD_F1
+
+#define LPDDR4__DENALI_PI_240__PI_TMRW_F1_MASK                       0x00FF0000U
+#define LPDDR4__DENALI_PI_240__PI_TMRW_F1_SHIFT                              16U
+#define LPDDR4__DENALI_PI_240__PI_TMRW_F1_WIDTH                               8U
+#define LPDDR4__PI_TMRW_F1__REG DENALI_PI_240
+#define LPDDR4__PI_TMRW_F1__FLD LPDDR4__DENALI_PI_240__PI_TMRW_F1
+
+#define LPDDR4__DENALI_PI_240__PI_TMOD_F1_MASK                       0xFF000000U
+#define LPDDR4__DENALI_PI_240__PI_TMOD_F1_SHIFT                              24U
+#define LPDDR4__DENALI_PI_240__PI_TMOD_F1_WIDTH                               8U
+#define LPDDR4__PI_TMOD_F1__REG DENALI_PI_240
+#define LPDDR4__PI_TMOD_F1__FLD LPDDR4__DENALI_PI_240__PI_TMOD_F1
+
+#define LPDDR4__DENALI_PI_241_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_241_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_241__PI_TMOD_PAR_F1_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_241__PI_TMOD_PAR_F1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_241__PI_TMOD_PAR_F1_WIDTH                           8U
+#define LPDDR4__PI_TMOD_PAR_F1__REG DENALI_PI_241
+#define LPDDR4__PI_TMOD_PAR_F1__FLD LPDDR4__DENALI_PI_241__PI_TMOD_PAR_F1
+
+#define LPDDR4__DENALI_PI_241__PI_TMRD_PAR_F1_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_PI_241__PI_TMRD_PAR_F1_SHIFT                           8U
+#define LPDDR4__DENALI_PI_241__PI_TMRD_PAR_F1_WIDTH                           8U
+#define LPDDR4__PI_TMRD_PAR_F1__REG DENALI_PI_241
+#define LPDDR4__PI_TMRD_PAR_F1__FLD LPDDR4__DENALI_PI_241__PI_TMRD_PAR_F1
+
+#define LPDDR4__DENALI_PI_241__PI_TRTP_F2_MASK                       0x00FF0000U
+#define LPDDR4__DENALI_PI_241__PI_TRTP_F2_SHIFT                              16U
+#define LPDDR4__DENALI_PI_241__PI_TRTP_F2_WIDTH                               8U
+#define LPDDR4__PI_TRTP_F2__REG DENALI_PI_241
+#define LPDDR4__PI_TRTP_F2__FLD LPDDR4__DENALI_PI_241__PI_TRTP_F2
+
+#define LPDDR4__DENALI_PI_241__PI_TRP_F2_MASK                        0xFF000000U
+#define LPDDR4__DENALI_PI_241__PI_TRP_F2_SHIFT                               24U
+#define LPDDR4__DENALI_PI_241__PI_TRP_F2_WIDTH                                8U
+#define LPDDR4__PI_TRP_F2__REG DENALI_PI_241
+#define LPDDR4__PI_TRP_F2__FLD LPDDR4__DENALI_PI_241__PI_TRP_F2
+
+#define LPDDR4__DENALI_PI_242_READ_MASK                              0xFF3F1FFFU
+#define LPDDR4__DENALI_PI_242_WRITE_MASK                             0xFF3F1FFFU
+#define LPDDR4__DENALI_PI_242__PI_TRCD_F2_MASK                       0x000000FFU
+#define LPDDR4__DENALI_PI_242__PI_TRCD_F2_SHIFT                               0U
+#define LPDDR4__DENALI_PI_242__PI_TRCD_F2_WIDTH                               8U
+#define LPDDR4__PI_TRCD_F2__REG DENALI_PI_242
+#define LPDDR4__PI_TRCD_F2__FLD LPDDR4__DENALI_PI_242__PI_TRCD_F2
+
+#define LPDDR4__DENALI_PI_242__PI_TCCD_L_F2_MASK                     0x00001F00U
+#define LPDDR4__DENALI_PI_242__PI_TCCD_L_F2_SHIFT                             8U
+#define LPDDR4__DENALI_PI_242__PI_TCCD_L_F2_WIDTH                             5U
+#define LPDDR4__PI_TCCD_L_F2__REG DENALI_PI_242
+#define LPDDR4__PI_TCCD_L_F2__FLD LPDDR4__DENALI_PI_242__PI_TCCD_L_F2
+
+#define LPDDR4__DENALI_PI_242__PI_TWTR_F2_MASK                       0x003F0000U
+#define LPDDR4__DENALI_PI_242__PI_TWTR_F2_SHIFT                              16U
+#define LPDDR4__DENALI_PI_242__PI_TWTR_F2_WIDTH                               6U
+#define LPDDR4__PI_TWTR_F2__REG DENALI_PI_242
+#define LPDDR4__PI_TWTR_F2__FLD LPDDR4__DENALI_PI_242__PI_TWTR_F2
+
+#define LPDDR4__DENALI_PI_242__PI_TWR_F2_MASK                        0xFF000000U
+#define LPDDR4__DENALI_PI_242__PI_TWR_F2_SHIFT                               24U
+#define LPDDR4__DENALI_PI_242__PI_TWR_F2_WIDTH                                8U
+#define LPDDR4__PI_TWR_F2__REG DENALI_PI_242
+#define LPDDR4__PI_TWR_F2__FLD LPDDR4__DENALI_PI_242__PI_TWR_F2
+
+#define LPDDR4__DENALI_PI_243_READ_MASK                              0x000FFFFFU
+#define LPDDR4__DENALI_PI_243_WRITE_MASK                             0x000FFFFFU
+#define LPDDR4__DENALI_PI_243__PI_TRAS_MAX_F2_MASK                   0x000FFFFFU
+#define LPDDR4__DENALI_PI_243__PI_TRAS_MAX_F2_SHIFT                           0U
+#define LPDDR4__DENALI_PI_243__PI_TRAS_MAX_F2_WIDTH                          20U
+#define LPDDR4__PI_TRAS_MAX_F2__REG DENALI_PI_243
+#define LPDDR4__PI_TRAS_MAX_F2__FLD LPDDR4__DENALI_PI_243__PI_TRAS_MAX_F2
+
+#define LPDDR4__DENALI_PI_244_READ_MASK                              0x3F0F01FFU
+#define LPDDR4__DENALI_PI_244_WRITE_MASK                             0x3F0F01FFU
+#define LPDDR4__DENALI_PI_244__PI_TRAS_MIN_F2_MASK                   0x000001FFU
+#define LPDDR4__DENALI_PI_244__PI_TRAS_MIN_F2_SHIFT                           0U
+#define LPDDR4__DENALI_PI_244__PI_TRAS_MIN_F2_WIDTH                           9U
+#define LPDDR4__PI_TRAS_MIN_F2__REG DENALI_PI_244
+#define LPDDR4__PI_TRAS_MIN_F2__FLD LPDDR4__DENALI_PI_244__PI_TRAS_MIN_F2
+
+#define LPDDR4__DENALI_PI_244__PI_TDQSCK_MAX_F2_MASK                 0x000F0000U
+#define LPDDR4__DENALI_PI_244__PI_TDQSCK_MAX_F2_SHIFT                        16U
+#define LPDDR4__DENALI_PI_244__PI_TDQSCK_MAX_F2_WIDTH                         4U
+#define LPDDR4__PI_TDQSCK_MAX_F2__REG DENALI_PI_244
+#define LPDDR4__PI_TDQSCK_MAX_F2__FLD LPDDR4__DENALI_PI_244__PI_TDQSCK_MAX_F2
+
+#define LPDDR4__DENALI_PI_244__PI_TCCDMW_F2_MASK                     0x3F000000U
+#define LPDDR4__DENALI_PI_244__PI_TCCDMW_F2_SHIFT                            24U
+#define LPDDR4__DENALI_PI_244__PI_TCCDMW_F2_WIDTH                             6U
+#define LPDDR4__PI_TCCDMW_F2__REG DENALI_PI_244
+#define LPDDR4__PI_TCCDMW_F2__FLD LPDDR4__DENALI_PI_244__PI_TCCDMW_F2
+
+#define LPDDR4__DENALI_PI_245_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_245_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_245__PI_TSR_F2_MASK                        0x000000FFU
+#define LPDDR4__DENALI_PI_245__PI_TSR_F2_SHIFT                                0U
+#define LPDDR4__DENALI_PI_245__PI_TSR_F2_WIDTH                                8U
+#define LPDDR4__PI_TSR_F2__REG DENALI_PI_245
+#define LPDDR4__PI_TSR_F2__FLD LPDDR4__DENALI_PI_245__PI_TSR_F2
+
+#define LPDDR4__DENALI_PI_245__PI_TMRD_F2_MASK                       0x0000FF00U
+#define LPDDR4__DENALI_PI_245__PI_TMRD_F2_SHIFT                               8U
+#define LPDDR4__DENALI_PI_245__PI_TMRD_F2_WIDTH                               8U
+#define LPDDR4__PI_TMRD_F2__REG DENALI_PI_245
+#define LPDDR4__PI_TMRD_F2__FLD LPDDR4__DENALI_PI_245__PI_TMRD_F2
+
+#define LPDDR4__DENALI_PI_245__PI_TMRW_F2_MASK                       0x00FF0000U
+#define LPDDR4__DENALI_PI_245__PI_TMRW_F2_SHIFT                              16U
+#define LPDDR4__DENALI_PI_245__PI_TMRW_F2_WIDTH                               8U
+#define LPDDR4__PI_TMRW_F2__REG DENALI_PI_245
+#define LPDDR4__PI_TMRW_F2__FLD LPDDR4__DENALI_PI_245__PI_TMRW_F2
+
+#define LPDDR4__DENALI_PI_245__PI_TMOD_F2_MASK                       0xFF000000U
+#define LPDDR4__DENALI_PI_245__PI_TMOD_F2_SHIFT                              24U
+#define LPDDR4__DENALI_PI_245__PI_TMOD_F2_WIDTH                               8U
+#define LPDDR4__PI_TMOD_F2__REG DENALI_PI_245
+#define LPDDR4__PI_TMOD_F2__FLD LPDDR4__DENALI_PI_245__PI_TMOD_F2
+
+#define LPDDR4__DENALI_PI_246_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_PI_246_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_PI_246__PI_TMOD_PAR_F2_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_246__PI_TMOD_PAR_F2_SHIFT                           0U
+#define LPDDR4__DENALI_PI_246__PI_TMOD_PAR_F2_WIDTH                           8U
+#define LPDDR4__PI_TMOD_PAR_F2__REG DENALI_PI_246
+#define LPDDR4__PI_TMOD_PAR_F2__FLD LPDDR4__DENALI_PI_246__PI_TMOD_PAR_F2
+
+#define LPDDR4__DENALI_PI_246__PI_TMRD_PAR_F2_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_PI_246__PI_TMRD_PAR_F2_SHIFT                           8U
+#define LPDDR4__DENALI_PI_246__PI_TMRD_PAR_F2_WIDTH                           8U
+#define LPDDR4__PI_TMRD_PAR_F2__REG DENALI_PI_246
+#define LPDDR4__PI_TMRD_PAR_F2__FLD LPDDR4__DENALI_PI_246__PI_TMRD_PAR_F2
+
+#define LPDDR4__DENALI_PI_247_READ_MASK                              0x001FFFFFU
+#define LPDDR4__DENALI_PI_247_WRITE_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_PI_247__PI_TDFI_CTRLUPD_MAX_F0_MASK           0x001FFFFFU
+#define LPDDR4__DENALI_PI_247__PI_TDFI_CTRLUPD_MAX_F0_SHIFT                   0U
+#define LPDDR4__DENALI_PI_247__PI_TDFI_CTRLUPD_MAX_F0_WIDTH                  21U
+#define LPDDR4__PI_TDFI_CTRLUPD_MAX_F0__REG DENALI_PI_247
+#define LPDDR4__PI_TDFI_CTRLUPD_MAX_F0__FLD LPDDR4__DENALI_PI_247__PI_TDFI_CTRLUPD_MAX_F0
+
+#define LPDDR4__DENALI_PI_248_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_248_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_248__PI_TDFI_CTRLUPD_INTERVAL_F0_MASK      0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_248__PI_TDFI_CTRLUPD_INTERVAL_F0_SHIFT              0U
+#define LPDDR4__DENALI_PI_248__PI_TDFI_CTRLUPD_INTERVAL_F0_WIDTH             32U
+#define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F0__REG DENALI_PI_248
+#define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F0__FLD LPDDR4__DENALI_PI_248__PI_TDFI_CTRLUPD_INTERVAL_F0
+
+#define LPDDR4__DENALI_PI_249_READ_MASK                              0x001FFFFFU
+#define LPDDR4__DENALI_PI_249_WRITE_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_PI_249__PI_TDFI_CTRLUPD_MAX_F1_MASK           0x001FFFFFU
+#define LPDDR4__DENALI_PI_249__PI_TDFI_CTRLUPD_MAX_F1_SHIFT                   0U
+#define LPDDR4__DENALI_PI_249__PI_TDFI_CTRLUPD_MAX_F1_WIDTH                  21U
+#define LPDDR4__PI_TDFI_CTRLUPD_MAX_F1__REG DENALI_PI_249
+#define LPDDR4__PI_TDFI_CTRLUPD_MAX_F1__FLD LPDDR4__DENALI_PI_249__PI_TDFI_CTRLUPD_MAX_F1
+
+#define LPDDR4__DENALI_PI_250_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_250_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_250__PI_TDFI_CTRLUPD_INTERVAL_F1_MASK      0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_250__PI_TDFI_CTRLUPD_INTERVAL_F1_SHIFT              0U
+#define LPDDR4__DENALI_PI_250__PI_TDFI_CTRLUPD_INTERVAL_F1_WIDTH             32U
+#define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F1__REG DENALI_PI_250
+#define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F1__FLD LPDDR4__DENALI_PI_250__PI_TDFI_CTRLUPD_INTERVAL_F1
+
+#define LPDDR4__DENALI_PI_251_READ_MASK                              0x001FFFFFU
+#define LPDDR4__DENALI_PI_251_WRITE_MASK                             0x001FFFFFU
+#define LPDDR4__DENALI_PI_251__PI_TDFI_CTRLUPD_MAX_F2_MASK           0x001FFFFFU
+#define LPDDR4__DENALI_PI_251__PI_TDFI_CTRLUPD_MAX_F2_SHIFT                   0U
+#define LPDDR4__DENALI_PI_251__PI_TDFI_CTRLUPD_MAX_F2_WIDTH                  21U
+#define LPDDR4__PI_TDFI_CTRLUPD_MAX_F2__REG DENALI_PI_251
+#define LPDDR4__PI_TDFI_CTRLUPD_MAX_F2__FLD LPDDR4__DENALI_PI_251__PI_TDFI_CTRLUPD_MAX_F2
+
+#define LPDDR4__DENALI_PI_252_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_252_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_252__PI_TDFI_CTRLUPD_INTERVAL_F2_MASK      0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_252__PI_TDFI_CTRLUPD_INTERVAL_F2_SHIFT              0U
+#define LPDDR4__DENALI_PI_252__PI_TDFI_CTRLUPD_INTERVAL_F2_WIDTH             32U
+#define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F2__REG DENALI_PI_252
+#define LPDDR4__PI_TDFI_CTRLUPD_INTERVAL_F2__FLD LPDDR4__DENALI_PI_252__PI_TDFI_CTRLUPD_INTERVAL_F2
+
+#define LPDDR4__DENALI_PI_253_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_253_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_253__PI_TXSR_F0_MASK                       0x0000FFFFU
+#define LPDDR4__DENALI_PI_253__PI_TXSR_F0_SHIFT                               0U
+#define LPDDR4__DENALI_PI_253__PI_TXSR_F0_WIDTH                              16U
+#define LPDDR4__PI_TXSR_F0__REG DENALI_PI_253
+#define LPDDR4__PI_TXSR_F0__FLD LPDDR4__DENALI_PI_253__PI_TXSR_F0
+
+#define LPDDR4__DENALI_PI_253__PI_TXSR_F1_MASK                       0xFFFF0000U
+#define LPDDR4__DENALI_PI_253__PI_TXSR_F1_SHIFT                              16U
+#define LPDDR4__DENALI_PI_253__PI_TXSR_F1_WIDTH                              16U
+#define LPDDR4__PI_TXSR_F1__REG DENALI_PI_253
+#define LPDDR4__PI_TXSR_F1__FLD LPDDR4__DENALI_PI_253__PI_TXSR_F1
+
+#define LPDDR4__DENALI_PI_254_READ_MASK                              0x3F3FFFFFU
+#define LPDDR4__DENALI_PI_254_WRITE_MASK                             0x3F3FFFFFU
+#define LPDDR4__DENALI_PI_254__PI_TXSR_F2_MASK                       0x0000FFFFU
+#define LPDDR4__DENALI_PI_254__PI_TXSR_F2_SHIFT                               0U
+#define LPDDR4__DENALI_PI_254__PI_TXSR_F2_WIDTH                              16U
+#define LPDDR4__PI_TXSR_F2__REG DENALI_PI_254
+#define LPDDR4__PI_TXSR_F2__FLD LPDDR4__DENALI_PI_254__PI_TXSR_F2
+
+#define LPDDR4__DENALI_PI_254__PI_TEXCKE_F0_MASK                     0x003F0000U
+#define LPDDR4__DENALI_PI_254__PI_TEXCKE_F0_SHIFT                            16U
+#define LPDDR4__DENALI_PI_254__PI_TEXCKE_F0_WIDTH                             6U
+#define LPDDR4__PI_TEXCKE_F0__REG DENALI_PI_254
+#define LPDDR4__PI_TEXCKE_F0__FLD LPDDR4__DENALI_PI_254__PI_TEXCKE_F0
+
+#define LPDDR4__DENALI_PI_254__PI_TEXCKE_F1_MASK                     0x3F000000U
+#define LPDDR4__DENALI_PI_254__PI_TEXCKE_F1_SHIFT                            24U
+#define LPDDR4__DENALI_PI_254__PI_TEXCKE_F1_WIDTH                             6U
+#define LPDDR4__PI_TEXCKE_F1__REG DENALI_PI_254
+#define LPDDR4__PI_TEXCKE_F1__FLD LPDDR4__DENALI_PI_254__PI_TEXCKE_F1
+
+#define LPDDR4__DENALI_PI_255_READ_MASK                              0x00FFFF3FU
+#define LPDDR4__DENALI_PI_255_WRITE_MASK                             0x00FFFF3FU
+#define LPDDR4__DENALI_PI_255__PI_TEXCKE_F2_MASK                     0x0000003FU
+#define LPDDR4__DENALI_PI_255__PI_TEXCKE_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_255__PI_TEXCKE_F2_WIDTH                             6U
+#define LPDDR4__PI_TEXCKE_F2__REG DENALI_PI_255
+#define LPDDR4__PI_TEXCKE_F2__FLD LPDDR4__DENALI_PI_255__PI_TEXCKE_F2
+
+#define LPDDR4__DENALI_PI_255__PI_TDLL_F0_MASK                       0x00FFFF00U
+#define LPDDR4__DENALI_PI_255__PI_TDLL_F0_SHIFT                               8U
+#define LPDDR4__DENALI_PI_255__PI_TDLL_F0_WIDTH                              16U
+#define LPDDR4__PI_TDLL_F0__REG DENALI_PI_255
+#define LPDDR4__PI_TDLL_F0__FLD LPDDR4__DENALI_PI_255__PI_TDLL_F0
+
+#define LPDDR4__DENALI_PI_256_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_256_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_256__PI_TDLL_F1_MASK                       0x0000FFFFU
+#define LPDDR4__DENALI_PI_256__PI_TDLL_F1_SHIFT                               0U
+#define LPDDR4__DENALI_PI_256__PI_TDLL_F1_WIDTH                              16U
+#define LPDDR4__PI_TDLL_F1__REG DENALI_PI_256
+#define LPDDR4__PI_TDLL_F1__FLD LPDDR4__DENALI_PI_256__PI_TDLL_F1
+
+#define LPDDR4__DENALI_PI_256__PI_TDLL_F2_MASK                       0xFFFF0000U
+#define LPDDR4__DENALI_PI_256__PI_TDLL_F2_SHIFT                              16U
+#define LPDDR4__DENALI_PI_256__PI_TDLL_F2_WIDTH                              16U
+#define LPDDR4__PI_TDLL_F2__REG DENALI_PI_256
+#define LPDDR4__PI_TDLL_F2__FLD LPDDR4__DENALI_PI_256__PI_TDLL_F2
+
+#define LPDDR4__DENALI_PI_257_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_257_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_257__PI_TCKSRX_F0_MASK                     0x000000FFU
+#define LPDDR4__DENALI_PI_257__PI_TCKSRX_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRX_F0_WIDTH                             8U
+#define LPDDR4__PI_TCKSRX_F0__REG DENALI_PI_257
+#define LPDDR4__PI_TCKSRX_F0__FLD LPDDR4__DENALI_PI_257__PI_TCKSRX_F0
+
+#define LPDDR4__DENALI_PI_257__PI_TCKSRE_F0_MASK                     0x0000FF00U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRE_F0_SHIFT                             8U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRE_F0_WIDTH                             8U
+#define LPDDR4__PI_TCKSRE_F0__REG DENALI_PI_257
+#define LPDDR4__PI_TCKSRE_F0__FLD LPDDR4__DENALI_PI_257__PI_TCKSRE_F0
+
+#define LPDDR4__DENALI_PI_257__PI_TCKSRX_F1_MASK                     0x00FF0000U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRX_F1_SHIFT                            16U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRX_F1_WIDTH                             8U
+#define LPDDR4__PI_TCKSRX_F1__REG DENALI_PI_257
+#define LPDDR4__PI_TCKSRX_F1__FLD LPDDR4__DENALI_PI_257__PI_TCKSRX_F1
+
+#define LPDDR4__DENALI_PI_257__PI_TCKSRE_F1_MASK                     0xFF000000U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRE_F1_SHIFT                            24U
+#define LPDDR4__DENALI_PI_257__PI_TCKSRE_F1_WIDTH                             8U
+#define LPDDR4__PI_TCKSRE_F1__REG DENALI_PI_257
+#define LPDDR4__PI_TCKSRE_F1__FLD LPDDR4__DENALI_PI_257__PI_TCKSRE_F1
+
+#define LPDDR4__DENALI_PI_258_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_PI_258_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_PI_258__PI_TCKSRX_F2_MASK                     0x000000FFU
+#define LPDDR4__DENALI_PI_258__PI_TCKSRX_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_258__PI_TCKSRX_F2_WIDTH                             8U
+#define LPDDR4__PI_TCKSRX_F2__REG DENALI_PI_258
+#define LPDDR4__PI_TCKSRX_F2__FLD LPDDR4__DENALI_PI_258__PI_TCKSRX_F2
+
+#define LPDDR4__DENALI_PI_258__PI_TCKSRE_F2_MASK                     0x0000FF00U
+#define LPDDR4__DENALI_PI_258__PI_TCKSRE_F2_SHIFT                             8U
+#define LPDDR4__DENALI_PI_258__PI_TCKSRE_F2_WIDTH                             8U
+#define LPDDR4__PI_TCKSRE_F2__REG DENALI_PI_258
+#define LPDDR4__PI_TCKSRE_F2__FLD LPDDR4__DENALI_PI_258__PI_TCKSRE_F2
+
+#define LPDDR4__DENALI_PI_259_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_259_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_259__PI_TINIT_F0_MASK                      0x00FFFFFFU
+#define LPDDR4__DENALI_PI_259__PI_TINIT_F0_SHIFT                              0U
+#define LPDDR4__DENALI_PI_259__PI_TINIT_F0_WIDTH                             24U
+#define LPDDR4__PI_TINIT_F0__REG DENALI_PI_259
+#define LPDDR4__PI_TINIT_F0__FLD LPDDR4__DENALI_PI_259__PI_TINIT_F0
+
+#define LPDDR4__DENALI_PI_260_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_260_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_260__PI_TINIT3_F0_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_260__PI_TINIT3_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_260__PI_TINIT3_F0_WIDTH                            24U
+#define LPDDR4__PI_TINIT3_F0__REG DENALI_PI_260
+#define LPDDR4__PI_TINIT3_F0__FLD LPDDR4__DENALI_PI_260__PI_TINIT3_F0
+
+#define LPDDR4__DENALI_PI_261_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_261_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_261__PI_TINIT4_F0_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_261__PI_TINIT4_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_261__PI_TINIT4_F0_WIDTH                            24U
+#define LPDDR4__PI_TINIT4_F0__REG DENALI_PI_261
+#define LPDDR4__PI_TINIT4_F0__FLD LPDDR4__DENALI_PI_261__PI_TINIT4_F0
+
+#define LPDDR4__DENALI_PI_262_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_262_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_262__PI_TINIT5_F0_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_262__PI_TINIT5_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_262__PI_TINIT5_F0_WIDTH                            24U
+#define LPDDR4__PI_TINIT5_F0__REG DENALI_PI_262
+#define LPDDR4__PI_TINIT5_F0__FLD LPDDR4__DENALI_PI_262__PI_TINIT5_F0
+
+#define LPDDR4__DENALI_PI_263_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_PI_263_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_PI_263__PI_TXSNR_F0_MASK                      0x0000FFFFU
+#define LPDDR4__DENALI_PI_263__PI_TXSNR_F0_SHIFT                              0U
+#define LPDDR4__DENALI_PI_263__PI_TXSNR_F0_WIDTH                             16U
+#define LPDDR4__PI_TXSNR_F0__REG DENALI_PI_263
+#define LPDDR4__PI_TXSNR_F0__FLD LPDDR4__DENALI_PI_263__PI_TXSNR_F0
+
+#define LPDDR4__DENALI_PI_264_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_264_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_264__PI_TINIT_F1_MASK                      0x00FFFFFFU
+#define LPDDR4__DENALI_PI_264__PI_TINIT_F1_SHIFT                              0U
+#define LPDDR4__DENALI_PI_264__PI_TINIT_F1_WIDTH                             24U
+#define LPDDR4__PI_TINIT_F1__REG DENALI_PI_264
+#define LPDDR4__PI_TINIT_F1__FLD LPDDR4__DENALI_PI_264__PI_TINIT_F1
+
+#define LPDDR4__DENALI_PI_265_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_265_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_265__PI_TINIT3_F1_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_265__PI_TINIT3_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_265__PI_TINIT3_F1_WIDTH                            24U
+#define LPDDR4__PI_TINIT3_F1__REG DENALI_PI_265
+#define LPDDR4__PI_TINIT3_F1__FLD LPDDR4__DENALI_PI_265__PI_TINIT3_F1
+
+#define LPDDR4__DENALI_PI_266_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_266_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_266__PI_TINIT4_F1_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_266__PI_TINIT4_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_266__PI_TINIT4_F1_WIDTH                            24U
+#define LPDDR4__PI_TINIT4_F1__REG DENALI_PI_266
+#define LPDDR4__PI_TINIT4_F1__FLD LPDDR4__DENALI_PI_266__PI_TINIT4_F1
+
+#define LPDDR4__DENALI_PI_267_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_267_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_267__PI_TINIT5_F1_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_267__PI_TINIT5_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_267__PI_TINIT5_F1_WIDTH                            24U
+#define LPDDR4__PI_TINIT5_F1__REG DENALI_PI_267
+#define LPDDR4__PI_TINIT5_F1__FLD LPDDR4__DENALI_PI_267__PI_TINIT5_F1
+
+#define LPDDR4__DENALI_PI_268_READ_MASK                              0x0000FFFFU
+#define LPDDR4__DENALI_PI_268_WRITE_MASK                             0x0000FFFFU
+#define LPDDR4__DENALI_PI_268__PI_TXSNR_F1_MASK                      0x0000FFFFU
+#define LPDDR4__DENALI_PI_268__PI_TXSNR_F1_SHIFT                              0U
+#define LPDDR4__DENALI_PI_268__PI_TXSNR_F1_WIDTH                             16U
+#define LPDDR4__PI_TXSNR_F1__REG DENALI_PI_268
+#define LPDDR4__PI_TXSNR_F1__FLD LPDDR4__DENALI_PI_268__PI_TXSNR_F1
+
+#define LPDDR4__DENALI_PI_269_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_269_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_269__PI_TINIT_F2_MASK                      0x00FFFFFFU
+#define LPDDR4__DENALI_PI_269__PI_TINIT_F2_SHIFT                              0U
+#define LPDDR4__DENALI_PI_269__PI_TINIT_F2_WIDTH                             24U
+#define LPDDR4__PI_TINIT_F2__REG DENALI_PI_269
+#define LPDDR4__PI_TINIT_F2__FLD LPDDR4__DENALI_PI_269__PI_TINIT_F2
+
+#define LPDDR4__DENALI_PI_270_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_270_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_270__PI_TINIT3_F2_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_270__PI_TINIT3_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_270__PI_TINIT3_F2_WIDTH                            24U
+#define LPDDR4__PI_TINIT3_F2__REG DENALI_PI_270
+#define LPDDR4__PI_TINIT3_F2__FLD LPDDR4__DENALI_PI_270__PI_TINIT3_F2
+
+#define LPDDR4__DENALI_PI_271_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_271_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_271__PI_TINIT4_F2_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_271__PI_TINIT4_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_271__PI_TINIT4_F2_WIDTH                            24U
+#define LPDDR4__PI_TINIT4_F2__REG DENALI_PI_271
+#define LPDDR4__PI_TINIT4_F2__FLD LPDDR4__DENALI_PI_271__PI_TINIT4_F2
+
+#define LPDDR4__DENALI_PI_272_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_272_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_272__PI_TINIT5_F2_MASK                     0x00FFFFFFU
+#define LPDDR4__DENALI_PI_272__PI_TINIT5_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_272__PI_TINIT5_F2_WIDTH                            24U
+#define LPDDR4__PI_TINIT5_F2__REG DENALI_PI_272
+#define LPDDR4__PI_TINIT5_F2__FLD LPDDR4__DENALI_PI_272__PI_TINIT5_F2
+
+#define LPDDR4__DENALI_PI_273_READ_MASK                              0x0FFFFFFFU
+#define LPDDR4__DENALI_PI_273_WRITE_MASK                             0x0FFFFFFFU
+#define LPDDR4__DENALI_PI_273__PI_TXSNR_F2_MASK                      0x0000FFFFU
+#define LPDDR4__DENALI_PI_273__PI_TXSNR_F2_SHIFT                              0U
+#define LPDDR4__DENALI_PI_273__PI_TXSNR_F2_WIDTH                             16U
+#define LPDDR4__PI_TXSNR_F2__REG DENALI_PI_273
+#define LPDDR4__PI_TXSNR_F2__FLD LPDDR4__DENALI_PI_273__PI_TXSNR_F2
+
+#define LPDDR4__DENALI_PI_273__PI_RESERVED54_MASK                    0x0FFF0000U
+#define LPDDR4__DENALI_PI_273__PI_RESERVED54_SHIFT                           16U
+#define LPDDR4__DENALI_PI_273__PI_RESERVED54_WIDTH                           12U
+#define LPDDR4__PI_RESERVED54__REG DENALI_PI_273
+#define LPDDR4__PI_RESERVED54__FLD LPDDR4__DENALI_PI_273__PI_RESERVED54
+
+#define LPDDR4__DENALI_PI_274_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_274_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_274__PI_RESERVED55_MASK                    0x00000FFFU
+#define LPDDR4__DENALI_PI_274__PI_RESERVED55_SHIFT                            0U
+#define LPDDR4__DENALI_PI_274__PI_RESERVED55_WIDTH                           12U
+#define LPDDR4__PI_RESERVED55__REG DENALI_PI_274
+#define LPDDR4__PI_RESERVED55__FLD LPDDR4__DENALI_PI_274__PI_RESERVED55
+
+#define LPDDR4__DENALI_PI_274__PI_TZQCAL_F0_MASK                     0x0FFF0000U
+#define LPDDR4__DENALI_PI_274__PI_TZQCAL_F0_SHIFT                            16U
+#define LPDDR4__DENALI_PI_274__PI_TZQCAL_F0_WIDTH                            12U
+#define LPDDR4__PI_TZQCAL_F0__REG DENALI_PI_274
+#define LPDDR4__PI_TZQCAL_F0__FLD LPDDR4__DENALI_PI_274__PI_TZQCAL_F0
+
+#define LPDDR4__DENALI_PI_275_READ_MASK                              0x000FFF7FU
+#define LPDDR4__DENALI_PI_275_WRITE_MASK                             0x000FFF7FU
+#define LPDDR4__DENALI_PI_275__PI_TZQLAT_F0_MASK                     0x0000007FU
+#define LPDDR4__DENALI_PI_275__PI_TZQLAT_F0_SHIFT                             0U
+#define LPDDR4__DENALI_PI_275__PI_TZQLAT_F0_WIDTH                             7U
+#define LPDDR4__PI_TZQLAT_F0__REG DENALI_PI_275
+#define LPDDR4__PI_TZQLAT_F0__FLD LPDDR4__DENALI_PI_275__PI_TZQLAT_F0
+
+#define LPDDR4__DENALI_PI_275__PI_RESERVED56_MASK                    0x000FFF00U
+#define LPDDR4__DENALI_PI_275__PI_RESERVED56_SHIFT                            8U
+#define LPDDR4__DENALI_PI_275__PI_RESERVED56_WIDTH                           12U
+#define LPDDR4__PI_RESERVED56__REG DENALI_PI_275
+#define LPDDR4__PI_RESERVED56__FLD LPDDR4__DENALI_PI_275__PI_RESERVED56
+
+#define LPDDR4__DENALI_PI_276_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_276_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_276__PI_RESERVED57_MASK                    0x00000FFFU
+#define LPDDR4__DENALI_PI_276__PI_RESERVED57_SHIFT                            0U
+#define LPDDR4__DENALI_PI_276__PI_RESERVED57_WIDTH                           12U
+#define LPDDR4__PI_RESERVED57__REG DENALI_PI_276
+#define LPDDR4__PI_RESERVED57__FLD LPDDR4__DENALI_PI_276__PI_RESERVED57
+
+#define LPDDR4__DENALI_PI_276__PI_TZQCAL_F1_MASK                     0x0FFF0000U
+#define LPDDR4__DENALI_PI_276__PI_TZQCAL_F1_SHIFT                            16U
+#define LPDDR4__DENALI_PI_276__PI_TZQCAL_F1_WIDTH                            12U
+#define LPDDR4__PI_TZQCAL_F1__REG DENALI_PI_276
+#define LPDDR4__PI_TZQCAL_F1__FLD LPDDR4__DENALI_PI_276__PI_TZQCAL_F1
+
+#define LPDDR4__DENALI_PI_277_READ_MASK                              0x000FFF7FU
+#define LPDDR4__DENALI_PI_277_WRITE_MASK                             0x000FFF7FU
+#define LPDDR4__DENALI_PI_277__PI_TZQLAT_F1_MASK                     0x0000007FU
+#define LPDDR4__DENALI_PI_277__PI_TZQLAT_F1_SHIFT                             0U
+#define LPDDR4__DENALI_PI_277__PI_TZQLAT_F1_WIDTH                             7U
+#define LPDDR4__PI_TZQLAT_F1__REG DENALI_PI_277
+#define LPDDR4__PI_TZQLAT_F1__FLD LPDDR4__DENALI_PI_277__PI_TZQLAT_F1
+
+#define LPDDR4__DENALI_PI_277__PI_RESERVED58_MASK                    0x000FFF00U
+#define LPDDR4__DENALI_PI_277__PI_RESERVED58_SHIFT                            8U
+#define LPDDR4__DENALI_PI_277__PI_RESERVED58_WIDTH                           12U
+#define LPDDR4__PI_RESERVED58__REG DENALI_PI_277
+#define LPDDR4__PI_RESERVED58__FLD LPDDR4__DENALI_PI_277__PI_RESERVED58
+
+#define LPDDR4__DENALI_PI_278_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_278_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_278__PI_RESERVED59_MASK                    0x00000FFFU
+#define LPDDR4__DENALI_PI_278__PI_RESERVED59_SHIFT                            0U
+#define LPDDR4__DENALI_PI_278__PI_RESERVED59_WIDTH                           12U
+#define LPDDR4__PI_RESERVED59__REG DENALI_PI_278
+#define LPDDR4__PI_RESERVED59__FLD LPDDR4__DENALI_PI_278__PI_RESERVED59
+
+#define LPDDR4__DENALI_PI_278__PI_TZQCAL_F2_MASK                     0x0FFF0000U
+#define LPDDR4__DENALI_PI_278__PI_TZQCAL_F2_SHIFT                            16U
+#define LPDDR4__DENALI_PI_278__PI_TZQCAL_F2_WIDTH                            12U
+#define LPDDR4__PI_TZQCAL_F2__REG DENALI_PI_278
+#define LPDDR4__PI_TZQCAL_F2__FLD LPDDR4__DENALI_PI_278__PI_TZQCAL_F2
+
+#define LPDDR4__DENALI_PI_279_READ_MASK                              0x000FFF7FU
+#define LPDDR4__DENALI_PI_279_WRITE_MASK                             0x000FFF7FU
+#define LPDDR4__DENALI_PI_279__PI_TZQLAT_F2_MASK                     0x0000007FU
+#define LPDDR4__DENALI_PI_279__PI_TZQLAT_F2_SHIFT                             0U
+#define LPDDR4__DENALI_PI_279__PI_TZQLAT_F2_WIDTH                             7U
+#define LPDDR4__PI_TZQLAT_F2__REG DENALI_PI_279
+#define LPDDR4__PI_TZQLAT_F2__FLD LPDDR4__DENALI_PI_279__PI_TZQLAT_F2
+
+#define LPDDR4__DENALI_PI_279__PI_RESERVED60_MASK                    0x000FFF00U
+#define LPDDR4__DENALI_PI_279__PI_RESERVED60_SHIFT                            8U
+#define LPDDR4__DENALI_PI_279__PI_RESERVED60_WIDTH                           12U
+#define LPDDR4__PI_RESERVED60__REG DENALI_PI_279
+#define LPDDR4__PI_RESERVED60__FLD LPDDR4__DENALI_PI_279__PI_RESERVED60
+
+#define LPDDR4__DENALI_PI_280_READ_MASK                              0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_280_WRITE_MASK                             0x0FFF0FFFU
+#define LPDDR4__DENALI_PI_280__PI_RESERVED61_MASK                    0x00000FFFU
+#define LPDDR4__DENALI_PI_280__PI_RESERVED61_SHIFT                            0U
+#define LPDDR4__DENALI_PI_280__PI_RESERVED61_WIDTH                           12U
+#define LPDDR4__PI_RESERVED61__REG DENALI_PI_280
+#define LPDDR4__PI_RESERVED61__FLD LPDDR4__DENALI_PI_280__PI_RESERVED61
+
+#define LPDDR4__DENALI_PI_280__PI_RESERVED62_MASK                    0x0FFF0000U
+#define LPDDR4__DENALI_PI_280__PI_RESERVED62_SHIFT                           16U
+#define LPDDR4__DENALI_PI_280__PI_RESERVED62_WIDTH                           12U
+#define LPDDR4__PI_RESERVED62__REG DENALI_PI_280
+#define LPDDR4__PI_RESERVED62__FLD LPDDR4__DENALI_PI_280__PI_RESERVED62
+
+#define LPDDR4__DENALI_PI_281_READ_MASK                              0x030F0F0FU
+#define LPDDR4__DENALI_PI_281_WRITE_MASK                             0x030F0F0FU
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F0_MASK        0x0000000FU
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F0_SHIFT                0U
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F0_WIDTH                4U
+#define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F0__REG DENALI_PI_281
+#define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F0__FLD LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F0
+
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F1_MASK        0x00000F00U
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F1_SHIFT                8U
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F1_WIDTH                4U
+#define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F1__REG DENALI_PI_281
+#define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F1__FLD LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F1
+
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F2_MASK        0x000F0000U
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F2_SHIFT               16U
+#define LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F2_WIDTH                4U
+#define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F2__REG DENALI_PI_281
+#define LPDDR4__PI_WDQ_OSC_DELTA_INDEX_F2__FLD LPDDR4__DENALI_PI_281__PI_WDQ_OSC_DELTA_INDEX_F2
+
+#define LPDDR4__DENALI_PI_281__PI_PREAMBLE_SUPPORT_F0_MASK           0x03000000U
+#define LPDDR4__DENALI_PI_281__PI_PREAMBLE_SUPPORT_F0_SHIFT                  24U
+#define LPDDR4__DENALI_PI_281__PI_PREAMBLE_SUPPORT_F0_WIDTH                   2U
+#define LPDDR4__PI_PREAMBLE_SUPPORT_F0__REG DENALI_PI_281
+#define LPDDR4__PI_PREAMBLE_SUPPORT_F0__FLD LPDDR4__DENALI_PI_281__PI_PREAMBLE_SUPPORT_F0
+
+#define LPDDR4__DENALI_PI_282_READ_MASK                              0x07070303U
+#define LPDDR4__DENALI_PI_282_WRITE_MASK                             0x07070303U
+#define LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F1_MASK           0x00000003U
+#define LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F1_SHIFT                   0U
+#define LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F1_WIDTH                   2U
+#define LPDDR4__PI_PREAMBLE_SUPPORT_F1__REG DENALI_PI_282
+#define LPDDR4__PI_PREAMBLE_SUPPORT_F1__FLD LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F1
+
+#define LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F2_MASK           0x00000300U
+#define LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F2_SHIFT                   8U
+#define LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F2_WIDTH                   2U
+#define LPDDR4__PI_PREAMBLE_SUPPORT_F2__REG DENALI_PI_282
+#define LPDDR4__PI_PREAMBLE_SUPPORT_F2__FLD LPDDR4__DENALI_PI_282__PI_PREAMBLE_SUPPORT_F2
+
+#define LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_0_MASK               0x00070000U
+#define LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_0_SHIFT                      16U
+#define LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_0_WIDTH                       3U
+#define LPDDR4__PI_MEMDATA_RATIO_0__REG DENALI_PI_282
+#define LPDDR4__PI_MEMDATA_RATIO_0__FLD LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_0
+
+#define LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_1_MASK               0x07000000U
+#define LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_1_SHIFT                      24U
+#define LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_1_WIDTH                       3U
+#define LPDDR4__PI_MEMDATA_RATIO_1__REG DENALI_PI_282
+#define LPDDR4__PI_MEMDATA_RATIO_1__FLD LPDDR4__DENALI_PI_282__PI_MEMDATA_RATIO_1
+
+#define LPDDR4__DENALI_PI_283_READ_MASK                              0x03030303U
+#define LPDDR4__DENALI_PI_283_WRITE_MASK                             0x03030303U
+#define LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS0_MASK                0x00000003U
+#define LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS0_SHIFT                        0U
+#define LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS0_WIDTH                        2U
+#define LPDDR4__PI_ODT_RD_MAP_CS0__REG DENALI_PI_283
+#define LPDDR4__PI_ODT_RD_MAP_CS0__FLD LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS0
+
+#define LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS0_MASK                0x00000300U
+#define LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS0_SHIFT                        8U
+#define LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS0_WIDTH                        2U
+#define LPDDR4__PI_ODT_WR_MAP_CS0__REG DENALI_PI_283
+#define LPDDR4__PI_ODT_WR_MAP_CS0__FLD LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS0
+
+#define LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS1_MASK                0x00030000U
+#define LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS1_SHIFT                       16U
+#define LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS1_WIDTH                        2U
+#define LPDDR4__PI_ODT_RD_MAP_CS1__REG DENALI_PI_283
+#define LPDDR4__PI_ODT_RD_MAP_CS1__FLD LPDDR4__DENALI_PI_283__PI_ODT_RD_MAP_CS1
+
+#define LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS1_MASK                0x03000000U
+#define LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS1_WIDTH                        2U
+#define LPDDR4__PI_ODT_WR_MAP_CS1__REG DENALI_PI_283
+#define LPDDR4__PI_ODT_WR_MAP_CS1__FLD LPDDR4__DENALI_PI_283__PI_ODT_WR_MAP_CS1
+
+#define LPDDR4__DENALI_PI_284_READ_MASK                              0x7F7F7F7FU
+#define LPDDR4__DENALI_PI_284_WRITE_MASK                             0x7F7F7F7FU
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_0_MASK               0x0000007FU
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_0_SHIFT                       0U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_0_WIDTH                       7U
+#define LPDDR4__PI_VREF_VAL_DEV0_0__REG DENALI_PI_284
+#define LPDDR4__PI_VREF_VAL_DEV0_0__FLD LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_0
+
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_1_MASK               0x00007F00U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_1_SHIFT                       8U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_1_WIDTH                       7U
+#define LPDDR4__PI_VREF_VAL_DEV0_1__REG DENALI_PI_284
+#define LPDDR4__PI_VREF_VAL_DEV0_1__FLD LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV0_1
+
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_0_MASK               0x007F0000U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_0_SHIFT                      16U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_0_WIDTH                       7U
+#define LPDDR4__PI_VREF_VAL_DEV1_0__REG DENALI_PI_284
+#define LPDDR4__PI_VREF_VAL_DEV1_0__FLD LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_0
+
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_1_MASK               0x7F000000U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_1_SHIFT                      24U
+#define LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_1_WIDTH                       7U
+#define LPDDR4__PI_VREF_VAL_DEV1_1__REG DENALI_PI_284
+#define LPDDR4__PI_VREF_VAL_DEV1_1__FLD LPDDR4__DENALI_PI_284__PI_VREF_VAL_DEV1_1
+
+#define LPDDR4__DENALI_PI_285_READ_MASK                              0x3F3F0303U
+#define LPDDR4__DENALI_PI_285_WRITE_MASK                             0x3F3F0303U
+#define LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_0_MASK               0x00000003U
+#define LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_0_SHIFT                       0U
+#define LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_0_WIDTH                       2U
+#define LPDDR4__PI_SLICE_PER_DEV_0__REG DENALI_PI_285
+#define LPDDR4__PI_SLICE_PER_DEV_0__FLD LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_0
+
+#define LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_1_MASK               0x00000300U
+#define LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_1_SHIFT                       8U
+#define LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_1_WIDTH                       2U
+#define LPDDR4__PI_SLICE_PER_DEV_1__REG DENALI_PI_285
+#define LPDDR4__PI_SLICE_PER_DEV_1__FLD LPDDR4__DENALI_PI_285__PI_SLICE_PER_DEV_1
+
+#define LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_0_MASK                  0x003F0000U
+#define LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_0_SHIFT                         16U
+#define LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_0_WIDTH                          6U
+#define LPDDR4__PI_MR6_VREF_0_0__REG DENALI_PI_285
+#define LPDDR4__PI_MR6_VREF_0_0__FLD LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_0
+
+#define LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_1_MASK                  0x3F000000U
+#define LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_1_SHIFT                         24U
+#define LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_1_WIDTH                          6U
+#define LPDDR4__PI_MR6_VREF_0_1__REG DENALI_PI_285
+#define LPDDR4__PI_MR6_VREF_0_1__FLD LPDDR4__DENALI_PI_285__PI_MR6_VREF_0_1
+
+#define LPDDR4__DENALI_PI_286_READ_MASK                              0xFFFF3F3FU
+#define LPDDR4__DENALI_PI_286_WRITE_MASK                             0xFFFF3F3FU
+#define LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_0_MASK                  0x0000003FU
+#define LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_0_SHIFT                          0U
+#define LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_0_WIDTH                          6U
+#define LPDDR4__PI_MR6_VREF_1_0__REG DENALI_PI_286
+#define LPDDR4__PI_MR6_VREF_1_0__FLD LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_0
+
+#define LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_1_MASK                  0x00003F00U
+#define LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_1_SHIFT                          8U
+#define LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_1_WIDTH                          6U
+#define LPDDR4__PI_MR6_VREF_1_1__REG DENALI_PI_286
+#define LPDDR4__PI_MR6_VREF_1_1__FLD LPDDR4__DENALI_PI_286__PI_MR6_VREF_1_1
+
+#define LPDDR4__DENALI_PI_286__PI_MR13_DATA_0_MASK                   0x00FF0000U
+#define LPDDR4__DENALI_PI_286__PI_MR13_DATA_0_SHIFT                          16U
+#define LPDDR4__DENALI_PI_286__PI_MR13_DATA_0_WIDTH                           8U
+#define LPDDR4__PI_MR13_DATA_0__REG DENALI_PI_286
+#define LPDDR4__PI_MR13_DATA_0__FLD LPDDR4__DENALI_PI_286__PI_MR13_DATA_0
+
+#define LPDDR4__DENALI_PI_286__PI_MR15_DATA_0_MASK                   0xFF000000U
+#define LPDDR4__DENALI_PI_286__PI_MR15_DATA_0_SHIFT                          24U
+#define LPDDR4__DENALI_PI_286__PI_MR15_DATA_0_WIDTH                           8U
+#define LPDDR4__PI_MR15_DATA_0__REG DENALI_PI_286
+#define LPDDR4__PI_MR15_DATA_0__FLD LPDDR4__DENALI_PI_286__PI_MR15_DATA_0
+
+#define LPDDR4__DENALI_PI_287_READ_MASK                              0x00FFFFFFU
+#define LPDDR4__DENALI_PI_287_WRITE_MASK                             0x00FFFFFFU
+#define LPDDR4__DENALI_PI_287__PI_MR16_DATA_0_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_287__PI_MR16_DATA_0_SHIFT                           0U
+#define LPDDR4__DENALI_PI_287__PI_MR16_DATA_0_WIDTH                           8U
+#define LPDDR4__PI_MR16_DATA_0__REG DENALI_PI_287
+#define LPDDR4__PI_MR16_DATA_0__FLD LPDDR4__DENALI_PI_287__PI_MR16_DATA_0
+
+#define LPDDR4__DENALI_PI_287__PI_MR17_DATA_0_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_PI_287__PI_MR17_DATA_0_SHIFT                           8U
+#define LPDDR4__DENALI_PI_287__PI_MR17_DATA_0_WIDTH                           8U
+#define LPDDR4__PI_MR17_DATA_0__REG DENALI_PI_287
+#define LPDDR4__PI_MR17_DATA_0__FLD LPDDR4__DENALI_PI_287__PI_MR17_DATA_0
+
+#define LPDDR4__DENALI_PI_287__PI_MR20_DATA_0_MASK                   0x00FF0000U
+#define LPDDR4__DENALI_PI_287__PI_MR20_DATA_0_SHIFT                          16U
+#define LPDDR4__DENALI_PI_287__PI_MR20_DATA_0_WIDTH                           8U
+#define LPDDR4__PI_MR20_DATA_0__REG DENALI_PI_287
+#define LPDDR4__PI_MR20_DATA_0__FLD LPDDR4__DENALI_PI_287__PI_MR20_DATA_0
+
+#define LPDDR4__DENALI_PI_288_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_288_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_288__PI_MR32_DATA_0_MASK                   0x0001FFFFU
+#define LPDDR4__DENALI_PI_288__PI_MR32_DATA_0_SHIFT                           0U
+#define LPDDR4__DENALI_PI_288__PI_MR32_DATA_0_WIDTH                          17U
+#define LPDDR4__PI_MR32_DATA_0__REG DENALI_PI_288
+#define LPDDR4__PI_MR32_DATA_0__FLD LPDDR4__DENALI_PI_288__PI_MR32_DATA_0
+
+#define LPDDR4__DENALI_PI_288__PI_MR40_DATA_0_MASK                   0xFF000000U
+#define LPDDR4__DENALI_PI_288__PI_MR40_DATA_0_SHIFT                          24U
+#define LPDDR4__DENALI_PI_288__PI_MR40_DATA_0_WIDTH                           8U
+#define LPDDR4__PI_MR40_DATA_0__REG DENALI_PI_288
+#define LPDDR4__PI_MR40_DATA_0__FLD LPDDR4__DENALI_PI_288__PI_MR40_DATA_0
+
+#define LPDDR4__DENALI_PI_289_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_289_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_289__PI_MR13_DATA_1_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_289__PI_MR13_DATA_1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_289__PI_MR13_DATA_1_WIDTH                           8U
+#define LPDDR4__PI_MR13_DATA_1__REG DENALI_PI_289
+#define LPDDR4__PI_MR13_DATA_1__FLD LPDDR4__DENALI_PI_289__PI_MR13_DATA_1
+
+#define LPDDR4__DENALI_PI_289__PI_MR15_DATA_1_MASK                   0x0000FF00U
+#define LPDDR4__DENALI_PI_289__PI_MR15_DATA_1_SHIFT                           8U
+#define LPDDR4__DENALI_PI_289__PI_MR15_DATA_1_WIDTH                           8U
+#define LPDDR4__PI_MR15_DATA_1__REG DENALI_PI_289
+#define LPDDR4__PI_MR15_DATA_1__FLD LPDDR4__DENALI_PI_289__PI_MR15_DATA_1
+
+#define LPDDR4__DENALI_PI_289__PI_MR16_DATA_1_MASK                   0x00FF0000U
+#define LPDDR4__DENALI_PI_289__PI_MR16_DATA_1_SHIFT                          16U
+#define LPDDR4__DENALI_PI_289__PI_MR16_DATA_1_WIDTH                           8U
+#define LPDDR4__PI_MR16_DATA_1__REG DENALI_PI_289
+#define LPDDR4__PI_MR16_DATA_1__FLD LPDDR4__DENALI_PI_289__PI_MR16_DATA_1
+
+#define LPDDR4__DENALI_PI_289__PI_MR17_DATA_1_MASK                   0xFF000000U
+#define LPDDR4__DENALI_PI_289__PI_MR17_DATA_1_SHIFT                          24U
+#define LPDDR4__DENALI_PI_289__PI_MR17_DATA_1_WIDTH                           8U
+#define LPDDR4__PI_MR17_DATA_1__REG DENALI_PI_289
+#define LPDDR4__PI_MR17_DATA_1__FLD LPDDR4__DENALI_PI_289__PI_MR17_DATA_1
+
+#define LPDDR4__DENALI_PI_290_READ_MASK                              0x01FFFFFFU
+#define LPDDR4__DENALI_PI_290_WRITE_MASK                             0x01FFFFFFU
+#define LPDDR4__DENALI_PI_290__PI_MR20_DATA_1_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_290__PI_MR20_DATA_1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_290__PI_MR20_DATA_1_WIDTH                           8U
+#define LPDDR4__PI_MR20_DATA_1__REG DENALI_PI_290
+#define LPDDR4__PI_MR20_DATA_1__FLD LPDDR4__DENALI_PI_290__PI_MR20_DATA_1
+
+#define LPDDR4__DENALI_PI_290__PI_MR32_DATA_1_MASK                   0x01FFFF00U
+#define LPDDR4__DENALI_PI_290__PI_MR32_DATA_1_SHIFT                           8U
+#define LPDDR4__DENALI_PI_290__PI_MR32_DATA_1_WIDTH                          17U
+#define LPDDR4__PI_MR32_DATA_1__REG DENALI_PI_290
+#define LPDDR4__PI_MR32_DATA_1__FLD LPDDR4__DENALI_PI_290__PI_MR32_DATA_1
+
+#define LPDDR4__DENALI_PI_291_READ_MASK                              0x1F1F1FFFU
+#define LPDDR4__DENALI_PI_291_WRITE_MASK                             0x1F1F1FFFU
+#define LPDDR4__DENALI_PI_291__PI_MR40_DATA_1_MASK                   0x000000FFU
+#define LPDDR4__DENALI_PI_291__PI_MR40_DATA_1_SHIFT                           0U
+#define LPDDR4__DENALI_PI_291__PI_MR40_DATA_1_WIDTH                           8U
+#define LPDDR4__PI_MR40_DATA_1__REG DENALI_PI_291
+#define LPDDR4__PI_MR40_DATA_1__FLD LPDDR4__DENALI_PI_291__PI_MR40_DATA_1
+
+#define LPDDR4__DENALI_PI_291__PI_CKE_MUX_0_MASK                     0x00001F00U
+#define LPDDR4__DENALI_PI_291__PI_CKE_MUX_0_SHIFT                             8U
+#define LPDDR4__DENALI_PI_291__PI_CKE_MUX_0_WIDTH                             5U
+#define LPDDR4__PI_CKE_MUX_0__REG DENALI_PI_291
+#define LPDDR4__PI_CKE_MUX_0__FLD LPDDR4__DENALI_PI_291__PI_CKE_MUX_0
+
+#define LPDDR4__DENALI_PI_291__PI_CKE_MUX_1_MASK                     0x001F0000U
+#define LPDDR4__DENALI_PI_291__PI_CKE_MUX_1_SHIFT                            16U
+#define LPDDR4__DENALI_PI_291__PI_CKE_MUX_1_WIDTH                             5U
+#define LPDDR4__PI_CKE_MUX_1__REG DENALI_PI_291
+#define LPDDR4__PI_CKE_MUX_1__FLD LPDDR4__DENALI_PI_291__PI_CKE_MUX_1
+
+#define LPDDR4__DENALI_PI_291__PI_CS_MUX_0_MASK                      0x1F000000U
+#define LPDDR4__DENALI_PI_291__PI_CS_MUX_0_SHIFT                             24U
+#define LPDDR4__DENALI_PI_291__PI_CS_MUX_0_WIDTH                              5U
+#define LPDDR4__PI_CS_MUX_0__REG DENALI_PI_291
+#define LPDDR4__PI_CS_MUX_0__FLD LPDDR4__DENALI_PI_291__PI_CS_MUX_0
+
+#define LPDDR4__DENALI_PI_292_READ_MASK                              0x1F1F1F1FU
+#define LPDDR4__DENALI_PI_292_WRITE_MASK                             0x1F1F1F1FU
+#define LPDDR4__DENALI_PI_292__PI_CS_MUX_1_MASK                      0x0000001FU
+#define LPDDR4__DENALI_PI_292__PI_CS_MUX_1_SHIFT                              0U
+#define LPDDR4__DENALI_PI_292__PI_CS_MUX_1_WIDTH                              5U
+#define LPDDR4__PI_CS_MUX_1__REG DENALI_PI_292
+#define LPDDR4__PI_CS_MUX_1__FLD LPDDR4__DENALI_PI_292__PI_CS_MUX_1
+
+#define LPDDR4__DENALI_PI_292__PI_ODT_MUX_0_MASK                     0x00001F00U
+#define LPDDR4__DENALI_PI_292__PI_ODT_MUX_0_SHIFT                             8U
+#define LPDDR4__DENALI_PI_292__PI_ODT_MUX_0_WIDTH                             5U
+#define LPDDR4__PI_ODT_MUX_0__REG DENALI_PI_292
+#define LPDDR4__PI_ODT_MUX_0__FLD LPDDR4__DENALI_PI_292__PI_ODT_MUX_0
+
+#define LPDDR4__DENALI_PI_292__PI_ODT_MUX_1_MASK                     0x001F0000U
+#define LPDDR4__DENALI_PI_292__PI_ODT_MUX_1_SHIFT                            16U
+#define LPDDR4__DENALI_PI_292__PI_ODT_MUX_1_WIDTH                             5U
+#define LPDDR4__PI_ODT_MUX_1__REG DENALI_PI_292
+#define LPDDR4__PI_ODT_MUX_1__FLD LPDDR4__DENALI_PI_292__PI_ODT_MUX_1
+
+#define LPDDR4__DENALI_PI_292__PI_RESET_N_MUX_0_MASK                 0x1F000000U
+#define LPDDR4__DENALI_PI_292__PI_RESET_N_MUX_0_SHIFT                        24U
+#define LPDDR4__DENALI_PI_292__PI_RESET_N_MUX_0_WIDTH                         5U
+#define LPDDR4__PI_RESET_N_MUX_0__REG DENALI_PI_292
+#define LPDDR4__PI_RESET_N_MUX_0__FLD LPDDR4__DENALI_PI_292__PI_RESET_N_MUX_0
+
+#define LPDDR4__DENALI_PI_293_READ_MASK                              0x01FFFF1FU
+#define LPDDR4__DENALI_PI_293_WRITE_MASK                             0x01FFFF1FU
+#define LPDDR4__DENALI_PI_293__PI_RESET_N_MUX_1_MASK                 0x0000001FU
+#define LPDDR4__DENALI_PI_293__PI_RESET_N_MUX_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_293__PI_RESET_N_MUX_1_WIDTH                         5U
+#define LPDDR4__PI_RESET_N_MUX_1__REG DENALI_PI_293
+#define LPDDR4__PI_RESET_N_MUX_1__FLD LPDDR4__DENALI_PI_293__PI_RESET_N_MUX_1
+
+#define LPDDR4__DENALI_PI_293__PI_MRSINGLE_DATA_0_MASK               0x01FFFF00U
+#define LPDDR4__DENALI_PI_293__PI_MRSINGLE_DATA_0_SHIFT                       8U
+#define LPDDR4__DENALI_PI_293__PI_MRSINGLE_DATA_0_WIDTH                      17U
+#define LPDDR4__PI_MRSINGLE_DATA_0__REG DENALI_PI_293
+#define LPDDR4__PI_MRSINGLE_DATA_0__FLD LPDDR4__DENALI_PI_293__PI_MRSINGLE_DATA_0
+
+#define LPDDR4__DENALI_PI_294_READ_MASK                              0x0301FFFFU
+#define LPDDR4__DENALI_PI_294_WRITE_MASK                             0x0301FFFFU
+#define LPDDR4__DENALI_PI_294__PI_MRSINGLE_DATA_1_MASK               0x0001FFFFU
+#define LPDDR4__DENALI_PI_294__PI_MRSINGLE_DATA_1_SHIFT                       0U
+#define LPDDR4__DENALI_PI_294__PI_MRSINGLE_DATA_1_WIDTH                      17U
+#define LPDDR4__PI_MRSINGLE_DATA_1__REG DENALI_PI_294
+#define LPDDR4__PI_MRSINGLE_DATA_1__FLD LPDDR4__DENALI_PI_294__PI_MRSINGLE_DATA_1
+
+#define LPDDR4__DENALI_PI_294__PI_ZQ_CAL_START_MAP_0_MASK            0x03000000U
+#define LPDDR4__DENALI_PI_294__PI_ZQ_CAL_START_MAP_0_SHIFT                   24U
+#define LPDDR4__DENALI_PI_294__PI_ZQ_CAL_START_MAP_0_WIDTH                    2U
+#define LPDDR4__PI_ZQ_CAL_START_MAP_0__REG DENALI_PI_294
+#define LPDDR4__PI_ZQ_CAL_START_MAP_0__FLD LPDDR4__DENALI_PI_294__PI_ZQ_CAL_START_MAP_0
+
+#define LPDDR4__DENALI_PI_295_READ_MASK                              0x00030303U
+#define LPDDR4__DENALI_PI_295_WRITE_MASK                             0x00030303U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_0_MASK            0x00000003U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_0_SHIFT                    0U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_0_WIDTH                    2U
+#define LPDDR4__PI_ZQ_CAL_LATCH_MAP_0__REG DENALI_PI_295
+#define LPDDR4__PI_ZQ_CAL_LATCH_MAP_0__FLD LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_0
+
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_START_MAP_1_MASK            0x00000300U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_START_MAP_1_SHIFT                    8U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_START_MAP_1_WIDTH                    2U
+#define LPDDR4__PI_ZQ_CAL_START_MAP_1__REG DENALI_PI_295
+#define LPDDR4__PI_ZQ_CAL_START_MAP_1__FLD LPDDR4__DENALI_PI_295__PI_ZQ_CAL_START_MAP_1
+
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_1_MASK            0x00030000U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_1_SHIFT                   16U
+#define LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_1_WIDTH                    2U
+#define LPDDR4__PI_ZQ_CAL_LATCH_MAP_1__REG DENALI_PI_295
+#define LPDDR4__PI_ZQ_CAL_LATCH_MAP_1__FLD LPDDR4__DENALI_PI_295__PI_ZQ_CAL_LATCH_MAP_1
+
+#define LPDDR4__DENALI_PI_296_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_296_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_0_MASK        0x0000FFFFU
+#define LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_0_SHIFT                0U
+#define LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_0_WIDTH               16U
+#define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_0__REG DENALI_PI_296
+#define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_0__FLD LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_0
+
+#define LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_1_MASK        0xFFFF0000U
+#define LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_1_SHIFT               16U
+#define LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_1_WIDTH               16U
+#define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_1__REG DENALI_PI_296
+#define LPDDR4__PI_DQS_OSC_BASE_VALUE_0_1__FLD LPDDR4__DENALI_PI_296__PI_DQS_OSC_BASE_VALUE_0_1
+
+#define LPDDR4__DENALI_PI_297_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_297_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_297__PI_MR0_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_297__PI_MR0_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_297__PI_MR0_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR0_DATA_F0_0__REG DENALI_PI_297
+#define LPDDR4__PI_MR0_DATA_F0_0__FLD LPDDR4__DENALI_PI_297__PI_MR0_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_298_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_298_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_298__PI_MR1_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_298__PI_MR1_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_298__PI_MR1_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR1_DATA_F0_0__REG DENALI_PI_298
+#define LPDDR4__PI_MR1_DATA_F0_0__FLD LPDDR4__DENALI_PI_298__PI_MR1_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_299_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_299_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_299__PI_MR2_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_299__PI_MR2_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_299__PI_MR2_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR2_DATA_F0_0__REG DENALI_PI_299
+#define LPDDR4__PI_MR2_DATA_F0_0__FLD LPDDR4__DENALI_PI_299__PI_MR2_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_300_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_300_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_300__PI_MR3_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_300__PI_MR3_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_300__PI_MR3_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR3_DATA_F0_0__REG DENALI_PI_300
+#define LPDDR4__PI_MR3_DATA_F0_0__FLD LPDDR4__DENALI_PI_300__PI_MR3_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_301_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_301_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_301__PI_MR4_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_301__PI_MR4_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_301__PI_MR4_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR4_DATA_F0_0__REG DENALI_PI_301
+#define LPDDR4__PI_MR4_DATA_F0_0__FLD LPDDR4__DENALI_PI_301__PI_MR4_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_302_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_302_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_302__PI_MR5_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_302__PI_MR5_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_302__PI_MR5_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR5_DATA_F0_0__REG DENALI_PI_302
+#define LPDDR4__PI_MR5_DATA_F0_0__FLD LPDDR4__DENALI_PI_302__PI_MR5_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_303_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_303_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_303__PI_MR6_DATA_F0_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_303__PI_MR6_DATA_F0_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_303__PI_MR6_DATA_F0_0_WIDTH                        17U
+#define LPDDR4__PI_MR6_DATA_F0_0__REG DENALI_PI_303
+#define LPDDR4__PI_MR6_DATA_F0_0__FLD LPDDR4__DENALI_PI_303__PI_MR6_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_303__PI_MR11_DATA_F0_0_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_303__PI_MR11_DATA_F0_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_303__PI_MR11_DATA_F0_0_WIDTH                        8U
+#define LPDDR4__PI_MR11_DATA_F0_0__REG DENALI_PI_303
+#define LPDDR4__PI_MR11_DATA_F0_0__FLD LPDDR4__DENALI_PI_303__PI_MR11_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_304_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_304_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_304__PI_MR12_DATA_F0_0_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_304__PI_MR12_DATA_F0_0_SHIFT                        0U
+#define LPDDR4__DENALI_PI_304__PI_MR12_DATA_F0_0_WIDTH                        8U
+#define LPDDR4__PI_MR12_DATA_F0_0__REG DENALI_PI_304
+#define LPDDR4__PI_MR12_DATA_F0_0__FLD LPDDR4__DENALI_PI_304__PI_MR12_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_304__PI_MR14_DATA_F0_0_MASK                0x0000FF00U
+#define LPDDR4__DENALI_PI_304__PI_MR14_DATA_F0_0_SHIFT                        8U
+#define LPDDR4__DENALI_PI_304__PI_MR14_DATA_F0_0_WIDTH                        8U
+#define LPDDR4__PI_MR14_DATA_F0_0__REG DENALI_PI_304
+#define LPDDR4__PI_MR14_DATA_F0_0__FLD LPDDR4__DENALI_PI_304__PI_MR14_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_304__PI_MR22_DATA_F0_0_MASK                0x00FF0000U
+#define LPDDR4__DENALI_PI_304__PI_MR22_DATA_F0_0_SHIFT                       16U
+#define LPDDR4__DENALI_PI_304__PI_MR22_DATA_F0_0_WIDTH                        8U
+#define LPDDR4__PI_MR22_DATA_F0_0__REG DENALI_PI_304
+#define LPDDR4__PI_MR22_DATA_F0_0__FLD LPDDR4__DENALI_PI_304__PI_MR22_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_304__PI_MR23_DATA_F0_0_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_304__PI_MR23_DATA_F0_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_304__PI_MR23_DATA_F0_0_WIDTH                        8U
+#define LPDDR4__PI_MR23_DATA_F0_0__REG DENALI_PI_304
+#define LPDDR4__PI_MR23_DATA_F0_0__FLD LPDDR4__DENALI_PI_304__PI_MR23_DATA_F0_0
+
+#define LPDDR4__DENALI_PI_305_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_305_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_305__PI_MR0_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_305__PI_MR0_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_305__PI_MR0_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR0_DATA_F1_0__REG DENALI_PI_305
+#define LPDDR4__PI_MR0_DATA_F1_0__FLD LPDDR4__DENALI_PI_305__PI_MR0_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_306_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_306_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_306__PI_MR1_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_306__PI_MR1_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_306__PI_MR1_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR1_DATA_F1_0__REG DENALI_PI_306
+#define LPDDR4__PI_MR1_DATA_F1_0__FLD LPDDR4__DENALI_PI_306__PI_MR1_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_307_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_307_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_307__PI_MR2_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_307__PI_MR2_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_307__PI_MR2_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR2_DATA_F1_0__REG DENALI_PI_307
+#define LPDDR4__PI_MR2_DATA_F1_0__FLD LPDDR4__DENALI_PI_307__PI_MR2_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_308_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_308_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_308__PI_MR3_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_308__PI_MR3_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_308__PI_MR3_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR3_DATA_F1_0__REG DENALI_PI_308
+#define LPDDR4__PI_MR3_DATA_F1_0__FLD LPDDR4__DENALI_PI_308__PI_MR3_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_309_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_309_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_309__PI_MR4_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_309__PI_MR4_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_309__PI_MR4_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR4_DATA_F1_0__REG DENALI_PI_309
+#define LPDDR4__PI_MR4_DATA_F1_0__FLD LPDDR4__DENALI_PI_309__PI_MR4_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_310_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_310_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_310__PI_MR5_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_310__PI_MR5_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_310__PI_MR5_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR5_DATA_F1_0__REG DENALI_PI_310
+#define LPDDR4__PI_MR5_DATA_F1_0__FLD LPDDR4__DENALI_PI_310__PI_MR5_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_311_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_311_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_311__PI_MR6_DATA_F1_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_311__PI_MR6_DATA_F1_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_311__PI_MR6_DATA_F1_0_WIDTH                        17U
+#define LPDDR4__PI_MR6_DATA_F1_0__REG DENALI_PI_311
+#define LPDDR4__PI_MR6_DATA_F1_0__FLD LPDDR4__DENALI_PI_311__PI_MR6_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_311__PI_MR11_DATA_F1_0_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_311__PI_MR11_DATA_F1_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_311__PI_MR11_DATA_F1_0_WIDTH                        8U
+#define LPDDR4__PI_MR11_DATA_F1_0__REG DENALI_PI_311
+#define LPDDR4__PI_MR11_DATA_F1_0__FLD LPDDR4__DENALI_PI_311__PI_MR11_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_312_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_312_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_312__PI_MR12_DATA_F1_0_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_312__PI_MR12_DATA_F1_0_SHIFT                        0U
+#define LPDDR4__DENALI_PI_312__PI_MR12_DATA_F1_0_WIDTH                        8U
+#define LPDDR4__PI_MR12_DATA_F1_0__REG DENALI_PI_312
+#define LPDDR4__PI_MR12_DATA_F1_0__FLD LPDDR4__DENALI_PI_312__PI_MR12_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_312__PI_MR14_DATA_F1_0_MASK                0x0000FF00U
+#define LPDDR4__DENALI_PI_312__PI_MR14_DATA_F1_0_SHIFT                        8U
+#define LPDDR4__DENALI_PI_312__PI_MR14_DATA_F1_0_WIDTH                        8U
+#define LPDDR4__PI_MR14_DATA_F1_0__REG DENALI_PI_312
+#define LPDDR4__PI_MR14_DATA_F1_0__FLD LPDDR4__DENALI_PI_312__PI_MR14_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_312__PI_MR22_DATA_F1_0_MASK                0x00FF0000U
+#define LPDDR4__DENALI_PI_312__PI_MR22_DATA_F1_0_SHIFT                       16U
+#define LPDDR4__DENALI_PI_312__PI_MR22_DATA_F1_0_WIDTH                        8U
+#define LPDDR4__PI_MR22_DATA_F1_0__REG DENALI_PI_312
+#define LPDDR4__PI_MR22_DATA_F1_0__FLD LPDDR4__DENALI_PI_312__PI_MR22_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_312__PI_MR23_DATA_F1_0_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_312__PI_MR23_DATA_F1_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_312__PI_MR23_DATA_F1_0_WIDTH                        8U
+#define LPDDR4__PI_MR23_DATA_F1_0__REG DENALI_PI_312
+#define LPDDR4__PI_MR23_DATA_F1_0__FLD LPDDR4__DENALI_PI_312__PI_MR23_DATA_F1_0
+
+#define LPDDR4__DENALI_PI_313_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_313_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_313__PI_MR0_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_313__PI_MR0_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_313__PI_MR0_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR0_DATA_F2_0__REG DENALI_PI_313
+#define LPDDR4__PI_MR0_DATA_F2_0__FLD LPDDR4__DENALI_PI_313__PI_MR0_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_314_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_314_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_314__PI_MR1_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_314__PI_MR1_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_314__PI_MR1_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR1_DATA_F2_0__REG DENALI_PI_314
+#define LPDDR4__PI_MR1_DATA_F2_0__FLD LPDDR4__DENALI_PI_314__PI_MR1_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_315_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_315_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_315__PI_MR2_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_315__PI_MR2_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_315__PI_MR2_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR2_DATA_F2_0__REG DENALI_PI_315
+#define LPDDR4__PI_MR2_DATA_F2_0__FLD LPDDR4__DENALI_PI_315__PI_MR2_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_316_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_316_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_316__PI_MR3_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_316__PI_MR3_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_316__PI_MR3_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR3_DATA_F2_0__REG DENALI_PI_316
+#define LPDDR4__PI_MR3_DATA_F2_0__FLD LPDDR4__DENALI_PI_316__PI_MR3_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_317_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_317_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_317__PI_MR4_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_317__PI_MR4_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_317__PI_MR4_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR4_DATA_F2_0__REG DENALI_PI_317
+#define LPDDR4__PI_MR4_DATA_F2_0__FLD LPDDR4__DENALI_PI_317__PI_MR4_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_318_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_318_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_318__PI_MR5_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_318__PI_MR5_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_318__PI_MR5_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR5_DATA_F2_0__REG DENALI_PI_318
+#define LPDDR4__PI_MR5_DATA_F2_0__FLD LPDDR4__DENALI_PI_318__PI_MR5_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_319_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_319_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_319__PI_MR6_DATA_F2_0_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_319__PI_MR6_DATA_F2_0_SHIFT                         0U
+#define LPDDR4__DENALI_PI_319__PI_MR6_DATA_F2_0_WIDTH                        17U
+#define LPDDR4__PI_MR6_DATA_F2_0__REG DENALI_PI_319
+#define LPDDR4__PI_MR6_DATA_F2_0__FLD LPDDR4__DENALI_PI_319__PI_MR6_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_319__PI_MR11_DATA_F2_0_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_319__PI_MR11_DATA_F2_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_319__PI_MR11_DATA_F2_0_WIDTH                        8U
+#define LPDDR4__PI_MR11_DATA_F2_0__REG DENALI_PI_319
+#define LPDDR4__PI_MR11_DATA_F2_0__FLD LPDDR4__DENALI_PI_319__PI_MR11_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_320_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_320_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_320__PI_MR12_DATA_F2_0_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_320__PI_MR12_DATA_F2_0_SHIFT                        0U
+#define LPDDR4__DENALI_PI_320__PI_MR12_DATA_F2_0_WIDTH                        8U
+#define LPDDR4__PI_MR12_DATA_F2_0__REG DENALI_PI_320
+#define LPDDR4__PI_MR12_DATA_F2_0__FLD LPDDR4__DENALI_PI_320__PI_MR12_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_320__PI_MR14_DATA_F2_0_MASK                0x0000FF00U
+#define LPDDR4__DENALI_PI_320__PI_MR14_DATA_F2_0_SHIFT                        8U
+#define LPDDR4__DENALI_PI_320__PI_MR14_DATA_F2_0_WIDTH                        8U
+#define LPDDR4__PI_MR14_DATA_F2_0__REG DENALI_PI_320
+#define LPDDR4__PI_MR14_DATA_F2_0__FLD LPDDR4__DENALI_PI_320__PI_MR14_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_320__PI_MR22_DATA_F2_0_MASK                0x00FF0000U
+#define LPDDR4__DENALI_PI_320__PI_MR22_DATA_F2_0_SHIFT                       16U
+#define LPDDR4__DENALI_PI_320__PI_MR22_DATA_F2_0_WIDTH                        8U
+#define LPDDR4__PI_MR22_DATA_F2_0__REG DENALI_PI_320
+#define LPDDR4__PI_MR22_DATA_F2_0__FLD LPDDR4__DENALI_PI_320__PI_MR22_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_320__PI_MR23_DATA_F2_0_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_320__PI_MR23_DATA_F2_0_SHIFT                       24U
+#define LPDDR4__DENALI_PI_320__PI_MR23_DATA_F2_0_WIDTH                        8U
+#define LPDDR4__PI_MR23_DATA_F2_0__REG DENALI_PI_320
+#define LPDDR4__PI_MR23_DATA_F2_0__FLD LPDDR4__DENALI_PI_320__PI_MR23_DATA_F2_0
+
+#define LPDDR4__DENALI_PI_321_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_321_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_321__PI_MR0_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_321__PI_MR0_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_321__PI_MR0_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR0_DATA_F0_1__REG DENALI_PI_321
+#define LPDDR4__PI_MR0_DATA_F0_1__FLD LPDDR4__DENALI_PI_321__PI_MR0_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_322_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_322_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_322__PI_MR1_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_322__PI_MR1_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_322__PI_MR1_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR1_DATA_F0_1__REG DENALI_PI_322
+#define LPDDR4__PI_MR1_DATA_F0_1__FLD LPDDR4__DENALI_PI_322__PI_MR1_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_323_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_323_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_323__PI_MR2_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_323__PI_MR2_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_323__PI_MR2_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR2_DATA_F0_1__REG DENALI_PI_323
+#define LPDDR4__PI_MR2_DATA_F0_1__FLD LPDDR4__DENALI_PI_323__PI_MR2_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_324_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_324_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_324__PI_MR3_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_324__PI_MR3_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_324__PI_MR3_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR3_DATA_F0_1__REG DENALI_PI_324
+#define LPDDR4__PI_MR3_DATA_F0_1__FLD LPDDR4__DENALI_PI_324__PI_MR3_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_325_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_325_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_325__PI_MR4_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_325__PI_MR4_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_325__PI_MR4_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR4_DATA_F0_1__REG DENALI_PI_325
+#define LPDDR4__PI_MR4_DATA_F0_1__FLD LPDDR4__DENALI_PI_325__PI_MR4_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_326_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_326_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_326__PI_MR5_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_326__PI_MR5_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_326__PI_MR5_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR5_DATA_F0_1__REG DENALI_PI_326
+#define LPDDR4__PI_MR5_DATA_F0_1__FLD LPDDR4__DENALI_PI_326__PI_MR5_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_327_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_327_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_327__PI_MR6_DATA_F0_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_327__PI_MR6_DATA_F0_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_327__PI_MR6_DATA_F0_1_WIDTH                        17U
+#define LPDDR4__PI_MR6_DATA_F0_1__REG DENALI_PI_327
+#define LPDDR4__PI_MR6_DATA_F0_1__FLD LPDDR4__DENALI_PI_327__PI_MR6_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_327__PI_MR11_DATA_F0_1_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_327__PI_MR11_DATA_F0_1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_327__PI_MR11_DATA_F0_1_WIDTH                        8U
+#define LPDDR4__PI_MR11_DATA_F0_1__REG DENALI_PI_327
+#define LPDDR4__PI_MR11_DATA_F0_1__FLD LPDDR4__DENALI_PI_327__PI_MR11_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_328_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_328_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_328__PI_MR12_DATA_F0_1_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_328__PI_MR12_DATA_F0_1_SHIFT                        0U
+#define LPDDR4__DENALI_PI_328__PI_MR12_DATA_F0_1_WIDTH                        8U
+#define LPDDR4__PI_MR12_DATA_F0_1__REG DENALI_PI_328
+#define LPDDR4__PI_MR12_DATA_F0_1__FLD LPDDR4__DENALI_PI_328__PI_MR12_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_328__PI_MR14_DATA_F0_1_MASK                0x0000FF00U
+#define LPDDR4__DENALI_PI_328__PI_MR14_DATA_F0_1_SHIFT                        8U
+#define LPDDR4__DENALI_PI_328__PI_MR14_DATA_F0_1_WIDTH                        8U
+#define LPDDR4__PI_MR14_DATA_F0_1__REG DENALI_PI_328
+#define LPDDR4__PI_MR14_DATA_F0_1__FLD LPDDR4__DENALI_PI_328__PI_MR14_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_328__PI_MR22_DATA_F0_1_MASK                0x00FF0000U
+#define LPDDR4__DENALI_PI_328__PI_MR22_DATA_F0_1_SHIFT                       16U
+#define LPDDR4__DENALI_PI_328__PI_MR22_DATA_F0_1_WIDTH                        8U
+#define LPDDR4__PI_MR22_DATA_F0_1__REG DENALI_PI_328
+#define LPDDR4__PI_MR22_DATA_F0_1__FLD LPDDR4__DENALI_PI_328__PI_MR22_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_328__PI_MR23_DATA_F0_1_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_328__PI_MR23_DATA_F0_1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_328__PI_MR23_DATA_F0_1_WIDTH                        8U
+#define LPDDR4__PI_MR23_DATA_F0_1__REG DENALI_PI_328
+#define LPDDR4__PI_MR23_DATA_F0_1__FLD LPDDR4__DENALI_PI_328__PI_MR23_DATA_F0_1
+
+#define LPDDR4__DENALI_PI_329_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_329_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_329__PI_MR0_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_329__PI_MR0_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_329__PI_MR0_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR0_DATA_F1_1__REG DENALI_PI_329
+#define LPDDR4__PI_MR0_DATA_F1_1__FLD LPDDR4__DENALI_PI_329__PI_MR0_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_330_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_330_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_330__PI_MR1_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_330__PI_MR1_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_330__PI_MR1_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR1_DATA_F1_1__REG DENALI_PI_330
+#define LPDDR4__PI_MR1_DATA_F1_1__FLD LPDDR4__DENALI_PI_330__PI_MR1_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_331_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_331_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_331__PI_MR2_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_331__PI_MR2_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_331__PI_MR2_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR2_DATA_F1_1__REG DENALI_PI_331
+#define LPDDR4__PI_MR2_DATA_F1_1__FLD LPDDR4__DENALI_PI_331__PI_MR2_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_332_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_332_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_332__PI_MR3_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_332__PI_MR3_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_332__PI_MR3_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR3_DATA_F1_1__REG DENALI_PI_332
+#define LPDDR4__PI_MR3_DATA_F1_1__FLD LPDDR4__DENALI_PI_332__PI_MR3_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_333_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_333_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_333__PI_MR4_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_333__PI_MR4_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_333__PI_MR4_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR4_DATA_F1_1__REG DENALI_PI_333
+#define LPDDR4__PI_MR4_DATA_F1_1__FLD LPDDR4__DENALI_PI_333__PI_MR4_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_334_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_334_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_334__PI_MR5_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_334__PI_MR5_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_334__PI_MR5_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR5_DATA_F1_1__REG DENALI_PI_334
+#define LPDDR4__PI_MR5_DATA_F1_1__FLD LPDDR4__DENALI_PI_334__PI_MR5_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_335_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_335_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_335__PI_MR6_DATA_F1_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_335__PI_MR6_DATA_F1_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_335__PI_MR6_DATA_F1_1_WIDTH                        17U
+#define LPDDR4__PI_MR6_DATA_F1_1__REG DENALI_PI_335
+#define LPDDR4__PI_MR6_DATA_F1_1__FLD LPDDR4__DENALI_PI_335__PI_MR6_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_335__PI_MR11_DATA_F1_1_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_335__PI_MR11_DATA_F1_1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_335__PI_MR11_DATA_F1_1_WIDTH                        8U
+#define LPDDR4__PI_MR11_DATA_F1_1__REG DENALI_PI_335
+#define LPDDR4__PI_MR11_DATA_F1_1__FLD LPDDR4__DENALI_PI_335__PI_MR11_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_336_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_336_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_336__PI_MR12_DATA_F1_1_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_336__PI_MR12_DATA_F1_1_SHIFT                        0U
+#define LPDDR4__DENALI_PI_336__PI_MR12_DATA_F1_1_WIDTH                        8U
+#define LPDDR4__PI_MR12_DATA_F1_1__REG DENALI_PI_336
+#define LPDDR4__PI_MR12_DATA_F1_1__FLD LPDDR4__DENALI_PI_336__PI_MR12_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_336__PI_MR14_DATA_F1_1_MASK                0x0000FF00U
+#define LPDDR4__DENALI_PI_336__PI_MR14_DATA_F1_1_SHIFT                        8U
+#define LPDDR4__DENALI_PI_336__PI_MR14_DATA_F1_1_WIDTH                        8U
+#define LPDDR4__PI_MR14_DATA_F1_1__REG DENALI_PI_336
+#define LPDDR4__PI_MR14_DATA_F1_1__FLD LPDDR4__DENALI_PI_336__PI_MR14_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_336__PI_MR22_DATA_F1_1_MASK                0x00FF0000U
+#define LPDDR4__DENALI_PI_336__PI_MR22_DATA_F1_1_SHIFT                       16U
+#define LPDDR4__DENALI_PI_336__PI_MR22_DATA_F1_1_WIDTH                        8U
+#define LPDDR4__PI_MR22_DATA_F1_1__REG DENALI_PI_336
+#define LPDDR4__PI_MR22_DATA_F1_1__FLD LPDDR4__DENALI_PI_336__PI_MR22_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_336__PI_MR23_DATA_F1_1_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_336__PI_MR23_DATA_F1_1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_336__PI_MR23_DATA_F1_1_WIDTH                        8U
+#define LPDDR4__PI_MR23_DATA_F1_1__REG DENALI_PI_336
+#define LPDDR4__PI_MR23_DATA_F1_1__FLD LPDDR4__DENALI_PI_336__PI_MR23_DATA_F1_1
+
+#define LPDDR4__DENALI_PI_337_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_337_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_337__PI_MR0_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_337__PI_MR0_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_337__PI_MR0_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR0_DATA_F2_1__REG DENALI_PI_337
+#define LPDDR4__PI_MR0_DATA_F2_1__FLD LPDDR4__DENALI_PI_337__PI_MR0_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_338_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_338_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_338__PI_MR1_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_338__PI_MR1_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_338__PI_MR1_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR1_DATA_F2_1__REG DENALI_PI_338
+#define LPDDR4__PI_MR1_DATA_F2_1__FLD LPDDR4__DENALI_PI_338__PI_MR1_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_339_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_339_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_339__PI_MR2_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_339__PI_MR2_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_339__PI_MR2_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR2_DATA_F2_1__REG DENALI_PI_339
+#define LPDDR4__PI_MR2_DATA_F2_1__FLD LPDDR4__DENALI_PI_339__PI_MR2_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_340_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_340_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_340__PI_MR3_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_340__PI_MR3_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_340__PI_MR3_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR3_DATA_F2_1__REG DENALI_PI_340
+#define LPDDR4__PI_MR3_DATA_F2_1__FLD LPDDR4__DENALI_PI_340__PI_MR3_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_341_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_341_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_341__PI_MR4_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_341__PI_MR4_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_341__PI_MR4_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR4_DATA_F2_1__REG DENALI_PI_341
+#define LPDDR4__PI_MR4_DATA_F2_1__FLD LPDDR4__DENALI_PI_341__PI_MR4_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_342_READ_MASK                              0x0001FFFFU
+#define LPDDR4__DENALI_PI_342_WRITE_MASK                             0x0001FFFFU
+#define LPDDR4__DENALI_PI_342__PI_MR5_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_342__PI_MR5_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_342__PI_MR5_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR5_DATA_F2_1__REG DENALI_PI_342
+#define LPDDR4__PI_MR5_DATA_F2_1__FLD LPDDR4__DENALI_PI_342__PI_MR5_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_343_READ_MASK                              0xFF01FFFFU
+#define LPDDR4__DENALI_PI_343_WRITE_MASK                             0xFF01FFFFU
+#define LPDDR4__DENALI_PI_343__PI_MR6_DATA_F2_1_MASK                 0x0001FFFFU
+#define LPDDR4__DENALI_PI_343__PI_MR6_DATA_F2_1_SHIFT                         0U
+#define LPDDR4__DENALI_PI_343__PI_MR6_DATA_F2_1_WIDTH                        17U
+#define LPDDR4__PI_MR6_DATA_F2_1__REG DENALI_PI_343
+#define LPDDR4__PI_MR6_DATA_F2_1__FLD LPDDR4__DENALI_PI_343__PI_MR6_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_343__PI_MR11_DATA_F2_1_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_343__PI_MR11_DATA_F2_1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_343__PI_MR11_DATA_F2_1_WIDTH                        8U
+#define LPDDR4__PI_MR11_DATA_F2_1__REG DENALI_PI_343
+#define LPDDR4__PI_MR11_DATA_F2_1__FLD LPDDR4__DENALI_PI_343__PI_MR11_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_344_READ_MASK                              0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_344_WRITE_MASK                             0xFFFFFFFFU
+#define LPDDR4__DENALI_PI_344__PI_MR12_DATA_F2_1_MASK                0x000000FFU
+#define LPDDR4__DENALI_PI_344__PI_MR12_DATA_F2_1_SHIFT                        0U
+#define LPDDR4__DENALI_PI_344__PI_MR12_DATA_F2_1_WIDTH                        8U
+#define LPDDR4__PI_MR12_DATA_F2_1__REG DENALI_PI_344
+#define LPDDR4__PI_MR12_DATA_F2_1__FLD LPDDR4__DENALI_PI_344__PI_MR12_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_344__PI_MR14_DATA_F2_1_MASK                0x0000FF00U
+#define LPDDR4__DENALI_PI_344__PI_MR14_DATA_F2_1_SHIFT                        8U
+#define LPDDR4__DENALI_PI_344__PI_MR14_DATA_F2_1_WIDTH                        8U
+#define LPDDR4__PI_MR14_DATA_F2_1__REG DENALI_PI_344
+#define LPDDR4__PI_MR14_DATA_F2_1__FLD LPDDR4__DENALI_PI_344__PI_MR14_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_344__PI_MR22_DATA_F2_1_MASK                0x00FF0000U
+#define LPDDR4__DENALI_PI_344__PI_MR22_DATA_F2_1_SHIFT                       16U
+#define LPDDR4__DENALI_PI_344__PI_MR22_DATA_F2_1_WIDTH                        8U
+#define LPDDR4__PI_MR22_DATA_F2_1__REG DENALI_PI_344
+#define LPDDR4__PI_MR22_DATA_F2_1__FLD LPDDR4__DENALI_PI_344__PI_MR22_DATA_F2_1
+
+#define LPDDR4__DENALI_PI_344__PI_MR23_DATA_F2_1_MASK                0xFF000000U
+#define LPDDR4__DENALI_PI_344__PI_MR23_DATA_F2_1_SHIFT                       24U
+#define LPDDR4__DENALI_PI_344__PI_MR23_DATA_F2_1_WIDTH                        8U
+#define LPDDR4__PI_MR23_DATA_F2_1__REG DENALI_PI_344
+#define LPDDR4__PI_MR23_DATA_F2_1__FLD LPDDR4__DENALI_PI_344__PI_MR23_DATA_F2_1
+
+#endif /* REG_LPDDR4_PI_MACROS_H_ */
diff --git a/drivers/ddr/k3/cps_drv_lpddr4.h b/drivers/ddr/k3/cps_drv_lpddr4.h
new file mode 100644
index 0000000000..94a16199c5
--- /dev/null
+++ b/drivers/ddr/k3/cps_drv_lpddr4.h
@@ -0,0 +1,102 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef CPS_DRV_H_
+#define CPS_DRV_H_
+
+#ifdef DEMO_TB
+#include <cdn_demo.h>
+#else
+#include <asm/io.h>
+#endif
+
+#define CPS_REG_READ(reg) (cps_regread((volatile u32 *)(reg)))
+
+#define CPS_REG_WRITE(reg, value) (cps_regwrite((volatile u32 *)(reg), (u32)(value)))
+
+#define CPS_FLD_MASK(fld)  (fld ## _MASK)
+#define CPS_FLD_SHIFT(fld) (fld ## _SHIFT)
+#define CPS_FLD_WIDTH(fld) (fld ## _WIDTH)
+#define CPS_FLD_WOCLR(fld) (fld ## _WOCLR)
+#define CPS_FLD_WOSET(fld) (fld ## _WOSET)
+
+#define CPS_FLD_READ(fld, reg_value) (cps_fldread((u32)(CPS_FLD_MASK(fld)),  \
+						  (u32)(CPS_FLD_SHIFT(fld)), \
+						  (u32)(reg_value)))
+
+#define CPS_FLD_WRITE(fld, reg_value, value) (cps_fldwrite((u32)(CPS_FLD_MASK(fld)),  \
+							   (u32)(CPS_FLD_SHIFT(fld)), \
+							   (u32)(reg_value), (u32)(value)))
+
+#define CPS_FLD_SET(fld, reg_value) (cps_fldset((u32)(CPS_FLD_WIDTH(fld)), \
+						(u32)(CPS_FLD_MASK(fld)),  \
+						(u32)(CPS_FLD_WOCLR(fld)), \
+						(u32)(reg_value)))
+
+#ifdef CLR_USED
+#define CPS_FLD_CLEAR(reg, fld, reg_value) (cps_fldclear((u32)(CPS_FLD_WIDTH(fld)), \
+							 (u32)(CPS_FLD_MASK(fld)),  \
+							 (u32)(CPS_FLD_WOSET(fld)), \
+							 (u32)(CPS_FLD_WOCLR(fld)), \
+							 (u32)(reg_value)))
+
+#endif
+static inline u32 cps_regread(volatile u32 *reg);
+static inline u32 cps_regread(volatile u32 *reg)
+{
+	return readl(reg);
+}
+
+static inline void cps_regwrite(volatile u32 *reg, u32 value);
+static inline void cps_regwrite(volatile u32 *reg, u32 value)
+{
+	writel(value, reg);
+}
+
+static inline u32 cps_fldread(u32 mask, u32 shift, u32 reg_value);
+static inline u32 cps_fldread(u32 mask, u32 shift, u32 reg_value)
+{
+	u32 result = (reg_value & mask) >> shift;
+
+	return result;
+}
+
+static inline u32 cps_fldwrite(u32 mask, u32 shift, u32 reg_value, u32 value);
+static inline u32 cps_fldwrite(u32 mask, u32 shift, u32 reg_value, u32 value)
+{
+	u32 new_value = (value << shift) & mask;
+
+	new_value = (reg_value & ~mask) | new_value;
+	return new_value;
+}
+
+static inline u32 cps_fldset(u32 width, u32 mask, u32 is_woclr, u32 reg_value);
+static inline u32 cps_fldset(u32 width, u32 mask, u32 is_woclr, u32 reg_value)
+{
+	u32 new_value = reg_value;
+
+	if ((width == 1U) && (is_woclr == 0U))
+		new_value |= mask;
+
+	return new_value;
+}
+
+#ifdef CLR_USED
+static inline u32 cps_fldclear(u32 width, u32 mask, u32 is_woset, u32 is_woclr, u32 reg_value);
+static inline u32 cps_fldclear(u32 width, u32 mask, u32 is_woset, u32 is_woclr, u32 reg_value)
+{
+	u32 new_value = reg_value;
+
+	if ((width == 1U) && (is_woset == 0U))
+		new_value = (new_value & ~mask) | ((is_woclr != 0U) ? mask : 0U);
+
+	return new_value;
+}
+#endif /* CLR_USED */
+
+#endif /* CPS_DRV_H_ */
diff --git a/drivers/ddr/k3/k3-ddrss.c b/drivers/ddr/k3/k3-ddrss.c
new file mode 100644
index 0000000000..2bd014d8f6
--- /dev/null
+++ b/drivers/ddr/k3/k3-ddrss.c
@@ -0,0 +1,437 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Texas Instruments' K3 DDRSS driver
+ *
+ * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#include <linux/kernel.h>
+#include <barebox.h>
+#include <linux/printk.h>
+#include <linux/sizes.h>
+#include <linux/iopoll.h>
+#include <soc/k3/ddr.h>
+
+#include "lpddr4_obj_if.h"
+#include "lpddr4_if.h"
+#include "lpddr4_structs_if.h"
+#include "am64/lpddr4_ctl_regs.h"
+
+#define SRAM_MAX 512
+
+#define CTRLMMR_DDR4_FSP_CLKCHNG_REQ_OFFS	0x80
+#define CTRLMMR_DDR4_FSP_CLKCHNG_ACK_OFFS	0xc0
+
+#define DDRSS_V2A_CTL_REG			0x0020
+#define DDRSS_ECC_CTRL_REG			0x0120
+
+#define DDRSS_ECC_CTRL_REG_ECC_EN		BIT(0)
+#define DDRSS_ECC_CTRL_REG_RMW_EN		BIT(1)
+#define DDRSS_ECC_CTRL_REG_ECC_CK		BIT(2)
+#define DDRSS_ECC_CTRL_REG_WR_ALLOC		BIT(4)
+
+#define DDRSS_ECC_R0_STR_ADDR_REG		0x0130
+#define DDRSS_ECC_R0_END_ADDR_REG		0x0134
+#define DDRSS_ECC_R1_STR_ADDR_REG		0x0138
+#define DDRSS_ECC_R1_END_ADDR_REG		0x013c
+#define DDRSS_ECC_R2_STR_ADDR_REG		0x0140
+#define DDRSS_ECC_R2_END_ADDR_REG		0x0144
+#define DDRSS_ECC_1B_ERR_CNT_REG		0x0150
+
+#define SINGLE_DDR_SUBSYSTEM	0x1
+#define MULTI_DDR_SUBSYSTEM	0x2
+
+#define MULTI_DDR_CFG0  0x00114100
+#define MULTI_DDR_CFG1  0x00114104
+#define DDR_CFG_LOAD    0x00114110
+
+enum intrlv_gran {
+	GRAN_128B,
+	GRAN_512B,
+	GRAN_2KB,
+	GRAN_4KB,
+	GRAN_16KB,
+	GRAN_32KB,
+	GRAN_512KB,
+	GRAN_1GB,
+	GRAN_1_5GB,
+	GRAN_2GB,
+	GRAN_3GB,
+	GRAN_4GB,
+	GRAN_6GB,
+	GRAN_8GB,
+	GRAN_16GB
+};
+
+enum intrlv_size {
+	SIZE_0,
+	SIZE_128MB,
+	SIZE_256MB,
+	SIZE_512MB,
+	SIZE_1GB,
+	SIZE_2GB,
+	SIZE_3GB,
+	SIZE_4GB,
+	SIZE_6GB,
+	SIZE_8GB,
+	SIZE_12GB,
+	SIZE_16GB,
+	SIZE_32GB
+};
+
+struct k3_ddrss_data {
+	u32 flags;
+};
+
+enum ecc_enable {
+	DISABLE_ALL = 0,
+	ENABLE_0,
+	ENABLE_1,
+	ENABLE_ALL
+};
+
+enum emif_config {
+	INTERLEAVE_ALL = 0,
+	SEPR0,
+	SEPR1
+};
+
+enum emif_active {
+	EMIF_0 = 1,
+	EMIF_1,
+	EMIF_ALL
+};
+
+struct k3_msmc {
+	enum intrlv_gran gran;
+	enum intrlv_size size;
+	enum ecc_enable enable;
+	enum emif_config config;
+	enum emif_active active;
+};
+
+#define K3_DDRSS_MAX_ECC_REGIONS		3
+
+struct k3_ddrss_ecc_region {
+	u32 start;
+	u32 range;
+};
+
+struct k3_ddrss_desc {
+	struct device *dev;
+	void __iomem *ddrss_ss_cfg;
+	void __iomem *ddrss_ctrl_mmr;
+	void __iomem *ddrss_ctl_cfg;
+	u32 ddr_freq0;
+	u32 ddr_freq1;
+	u32 ddr_freq2;
+	u32 ddr_fhs_cnt;
+	u32 dram_class;
+	struct device *vtt_supply;
+	u32 instance;
+	lpddr4_obj *driverdt;
+	lpddr4_config config;
+	lpddr4_privatedata pd;
+	struct k3_ddrss_ecc_region ecc_regions[K3_DDRSS_MAX_ECC_REGIONS];
+	u64 ecc_reserved_space;
+	bool ti_ecc_enabled;
+};
+
+#define TH_MACRO_EXP(fld, str) (fld##str)
+
+#define TH_FLD_MASK(fld)  TH_MACRO_EXP(fld, _MASK)
+#define TH_FLD_SHIFT(fld) TH_MACRO_EXP(fld, _SHIFT)
+#define TH_FLD_WIDTH(fld) TH_MACRO_EXP(fld, _WIDTH)
+#define TH_FLD_WOCLR(fld) TH_MACRO_EXP(fld, _WOCLR)
+#define TH_FLD_WOSET(fld) TH_MACRO_EXP(fld, _WOSET)
+
+#define str(s) #s
+#define xstr(s) str(s)
+
+#define CTL_SHIFT 11
+#define PHY_SHIFT 11
+#define PI_SHIFT 10
+
+#define DENALI_CTL_0_DRAM_CLASS_DDR4		0xA
+#define DENALI_CTL_0_DRAM_CLASS_LPDDR4		0xB
+
+#define TH_OFFSET_FROM_REG(REG, SHIFT, offset) do {\
+	char *i, *pstr = xstr(REG); offset = 0;\
+	for (i = &pstr[SHIFT]; *i != '\0'; ++i) {\
+		offset = offset * 10 + (*i - '0'); } \
+	} while (0)
+
+static u32 k3_lpddr4_read_ddr_type(const lpddr4_privatedata *pd)
+{
+	u32 status = 0U;
+	u32 offset = 0U;
+	u32 regval = 0U;
+	u32 dram_class = 0U;
+	struct k3_ddrss_desc *ddrss = pd->ddr_instance;
+
+	TH_OFFSET_FROM_REG(LPDDR4__DRAM_CLASS__REG, CTL_SHIFT, offset);
+
+	status = ddrss->driverdt->readreg(pd, LPDDR4_CTL_REGS, offset, &regval);
+	if (status > 0U) {
+		printf("%s: Failed to read DRAM_CLASS\n", __func__);
+		hang();
+	}
+
+	dram_class = ((regval & TH_FLD_MASK(LPDDR4__DRAM_CLASS__FLD)) >>
+		TH_FLD_SHIFT(LPDDR4__DRAM_CLASS__FLD));
+
+	return dram_class;
+}
+
+static void k3_lpddr4_freq_update(struct k3_ddrss_desc *ddrss)
+{
+	unsigned int req_type, counter, val;
+	int ret;
+
+	for (counter = 0; counter < ddrss->ddr_fhs_cnt; counter++) {
+		ret = readl_poll_timeout(ddrss->ddrss_ctrl_mmr +
+				      CTRLMMR_DDR4_FSP_CLKCHNG_REQ_OFFS + ddrss->instance * 0x10, val,
+				   val & 0x80, 10000);
+		if (ret) {
+			printf("Timeout during frequency handshake\n");
+			hang();
+		}
+
+		req_type = readl(ddrss->ddrss_ctrl_mmr +
+				 CTRLMMR_DDR4_FSP_CLKCHNG_REQ_OFFS + ddrss->instance * 0x10) & 0x03;
+
+		debug("%s: received freq change req: req type = %d, req no. = %d, instance = %d\n",
+		      __func__, req_type, counter, ddrss->instance);
+
+//		if (req_type == 1)
+//			clk_set_rate(&ddrss->ddr_clk, ddrss->ddr_freq1);
+//		else if (req_type == 2)
+//			clk_set_rate(&ddrss->ddr_clk, ddrss->ddr_freq2);
+//		else if (req_type == 0)
+//			clk_set_rate(&ddrss->ddr_clk, ddrss->ddr_freq0);
+//		else
+//			printf("%s: Invalid freq request type\n", __func__);
+
+		writel(0x1, ddrss->ddrss_ctrl_mmr +
+		       CTRLMMR_DDR4_FSP_CLKCHNG_ACK_OFFS + ddrss->instance * 0x10);
+
+		ret = readl_poll_timeout(ddrss->ddrss_ctrl_mmr +
+				      CTRLMMR_DDR4_FSP_CLKCHNG_REQ_OFFS + ddrss->instance * 0x10, val,
+				   val & 0x80, 10000);
+		if (ret) {
+			printf("Timeout during frequency handshake\n");
+			hang();
+		}
+
+		writel(0x0, ddrss->ddrss_ctrl_mmr +
+		       CTRLMMR_DDR4_FSP_CLKCHNG_ACK_OFFS + ddrss->instance * 0x10);
+	}
+}
+
+static void k3_lpddr4_ack_freq_upd_req(const lpddr4_privatedata *pd)
+{
+	struct k3_ddrss_desc *ddrss = (struct k3_ddrss_desc *)pd->ddr_instance;
+
+	debug("--->>> LPDDR4 Initialization is in progress ... <<<---\n");
+
+	switch (ddrss->dram_class) {
+	case DENALI_CTL_0_DRAM_CLASS_DDR4:
+		break;
+	case DENALI_CTL_0_DRAM_CLASS_LPDDR4:
+		k3_lpddr4_freq_update(ddrss);
+		break;
+	default:
+		printf("Unrecognized dram_class cannot update frequency!\n");
+	}
+}
+
+static void k3_lpddr4_info_handler(const lpddr4_privatedata *pd,
+				   lpddr4_infotype infotype)
+{
+	if (infotype == LPDDR4_DRV_SOC_PLL_UPDATE)
+		k3_lpddr4_ack_freq_upd_req(pd);
+}
+
+static void k3_lpddr4_init(struct k3_ddrss_desc *ddrss)
+{
+	u32 status = 0U;
+	lpddr4_config *config = &ddrss->config;
+	lpddr4_obj *driverdt = ddrss->driverdt;
+	lpddr4_privatedata *pd = &ddrss->pd;
+
+	if ((sizeof(*pd) != sizeof(lpddr4_privatedata)) || (sizeof(*pd) > SRAM_MAX)) {
+		printf("%s: FAIL\n", __func__);
+		hang();
+	}
+
+	config->ctlbase = (struct lpddr4_ctlregs_s *)ddrss->ddrss_ctl_cfg;
+	config->infohandler = (lpddr4_infocallback) k3_lpddr4_info_handler;
+
+	status = driverdt->init(pd, config);
+
+	/* linking ddr instance to lpddr4  */
+	pd->ddr_instance = ddrss;
+
+	if ((status > 0U) ||
+	    (pd->ctlbase != (struct lpddr4_ctlregs_s *)config->ctlbase) ||
+	    (pd->ctlinterrupthandler != config->ctlinterrupthandler) ||
+	    (pd->phyindepinterrupthandler != config->phyindepinterrupthandler)) {
+		printf("%s: FAIL\n", __func__);
+		hang();
+	} else {
+		debug("%s: PASS\n", __func__);
+	}
+}
+
+static void k3_lpddr4_hardware_reg_init(struct k3_ddrss_desc *ddrss, struct reginitdata *reginitdata)
+{
+	u32 status = 0U;
+	lpddr4_obj *driverdt = ddrss->driverdt;
+	lpddr4_privatedata *pd = &ddrss->pd;
+
+	status = driverdt->writectlconfig(pd, reginitdata->ctl_regs,
+					  LPDDR4_INTR_CTL_REG_COUNT);
+	if (!status)
+		status = driverdt->writephyindepconfig(pd, reginitdata->pi_regs,
+						       LPDDR4_INTR_PHY_INDEP_REG_COUNT);
+	if (!status)
+		status = driverdt->writephyconfig(pd, reginitdata->phy_regs,
+						  LPDDR4_INTR_PHY_REG_COUNT);
+	if (status) {
+		printf("%s: FAIL\n", __func__);
+		hang();
+	}
+}
+
+static void k3_lpddr4_start(struct k3_ddrss_desc *ddrss)
+{
+	u32 status = 0U;
+	u32 regval = 0U;
+	u32 offset = 0U;
+	lpddr4_obj *driverdt = ddrss->driverdt;
+	lpddr4_privatedata *pd = &ddrss->pd;
+
+	TH_OFFSET_FROM_REG(LPDDR4__START__REG, CTL_SHIFT, offset);
+
+	status = driverdt->readreg(pd, LPDDR4_CTL_REGS, offset, &regval);
+	if ((status > 0U) || ((regval & TH_FLD_MASK(LPDDR4__START__FLD)) != 0U)) {
+		printf("%s: Pre start FAIL\n", __func__);
+		hang();
+	}
+
+	status = driverdt->start(pd);
+	if (status > 0U) {
+		printf("%s: FAIL\n", __func__);
+		hang();
+	}
+
+	status = driverdt->readreg(pd, LPDDR4_CTL_REGS, offset, &regval);
+	if ((status > 0U) || ((regval & TH_FLD_MASK(LPDDR4__START__FLD)) != 1U)) {
+		printf("%s: Post start FAIL\n", __func__);
+		hang();
+	} else {
+		debug("%s: Post start PASS\n", __func__);
+	}
+}
+
+static void k3_ddrss_set_ecc_range_r0(u32 base, u32 start_address, u32 size)
+{
+	writel((start_address) >> 16, base + DDRSS_ECC_R0_STR_ADDR_REG);
+	writel((start_address + size - 1) >> 16, base + DDRSS_ECC_R0_END_ADDR_REG);
+}
+
+static void k3_ddrss_preload_ecc_mem_region(u32 *addr, u32 size, u32 word)
+{
+	int i;
+
+	printf("ECC is enabled, priming DDR which will take several seconds.\n");
+
+	for (i = 0; i < (size / 4); i++)
+		addr[i] = word;
+}
+
+static void k3_ddrss_lpddr4_ecc_calc_reserved_mem(struct k3_ddrss_desc *ddrss)
+{
+	ddrss->ecc_reserved_space = SZ_2G; /* FIXME */
+	do_div(ddrss->ecc_reserved_space, 9);
+
+	/* Round to clean number */
+	ddrss->ecc_reserved_space = 1ull << (fls(ddrss->ecc_reserved_space));
+}
+
+static void k3_ddrss_lpddr4_ecc_init(struct k3_ddrss_desc *ddrss)
+{
+	u32 ecc_region_start = ddrss->ecc_regions[0].start;
+	u32 ecc_range = ddrss->ecc_regions[0].range;
+	u32 base = (u32)ddrss->ddrss_ss_cfg;
+	u32 val;
+
+	/* Only Program region 0 which covers full ddr space */
+	k3_ddrss_set_ecc_range_r0(base, ecc_region_start - SZ_2G /* FIXME */, ecc_range);
+
+	/* Enable ECC, RMW, WR_ALLOC */
+	writel(DDRSS_ECC_CTRL_REG_ECC_EN | DDRSS_ECC_CTRL_REG_RMW_EN |
+	       DDRSS_ECC_CTRL_REG_WR_ALLOC, base + DDRSS_ECC_CTRL_REG);
+
+	/* Preload ECC Mem region with 0's */
+	k3_ddrss_preload_ecc_mem_region((u32 *)ecc_region_start, ecc_range,
+					0x00000000);
+
+	/* Clear Error Count Register */
+	writel(0x1, base + DDRSS_ECC_1B_ERR_CNT_REG);
+
+	/* Enable ECC Check */
+	val = readl(base + DDRSS_ECC_CTRL_REG);
+	val |= DDRSS_ECC_CTRL_REG_ECC_CK;
+	writel(val, base + DDRSS_ECC_CTRL_REG);
+}
+
+int k3_ddrss_init(struct k3_ddr_initdata *initdata)
+{
+	int ret;
+	struct k3_ddrss_desc _ddrss = {};
+	struct k3_ddrss_desc *ddrss = &_ddrss;
+
+	ddrss->ddrss_ctl_cfg = (void *)0x0f308000;
+	ddrss->ddrss_ctrl_mmr = (void *)0x43014000;
+	ddrss->ddrss_ss_cfg = (void *)0x0f300000;
+
+	/* Reading instance number for multi ddr subystems */
+	ddrss->instance = 0;
+	ddrss->ddr_freq0 = 0; /* "ti,ddr-freq0" */
+//	ddrss->ddr_freq0 = clk_get_rate(&ddrss->osc_clk);
+	ddrss->ddr_freq1 = 400000000; /* "ti,ddr-freq1" */
+	ddrss->ddr_freq2 = 400000000; /* "ti,ddr-freq2" */
+	ddrss->ddr_fhs_cnt = 6; /* "ti,ddr-fhs-cnt" */
+	ddrss->ti_ecc_enabled = 0; /* "ti,ecc-enable" */
+
+	/* AM64x supports only up to 2 GB SDRAM */
+	writel(0x000001EF, ddrss->ddrss_ss_cfg + DDRSS_V2A_CTL_REG);
+	writel(0x0, ddrss->ddrss_ss_cfg + DDRSS_ECC_CTRL_REG);
+
+	ddrss->driverdt = lpddr4_getinstance();
+
+	k3_lpddr4_init(ddrss);
+	k3_lpddr4_hardware_reg_init(ddrss, initdata->reginit);
+
+	ddrss->dram_class = k3_lpddr4_read_ddr_type(pd);
+
+	k3_lpddr4_start(ddrss);
+
+	if (ddrss->ti_ecc_enabled) {
+		if (!ddrss->ddrss_ss_cfg) {
+			printf("%s: ss_cfg is required if ecc is enabled but not provided.",
+			       __func__);
+			return -EINVAL;
+		}
+
+		k3_ddrss_lpddr4_ecc_calc_reserved_mem(ddrss);
+
+		/* Always configure one region that covers full DDR space */
+		ddrss->ecc_regions[0].start = SZ_2G; /* FIXME */
+		ddrss->ecc_regions[0].range = SZ_2G - ddrss->ecc_reserved_space;
+		k3_ddrss_lpddr4_ecc_init(ddrss);
+	}
+
+	return ret;
+}
diff --git a/drivers/ddr/k3/lpddr4.c b/drivers/ddr/k3/lpddr4.c
new file mode 100644
index 0000000000..87d34d5f97
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4.c
@@ -0,0 +1,1069 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#include <errno.h>
+
+#include "cps_drv_lpddr4.h"
+#include "lpddr4_if.h"
+#include "lpddr4.h"
+#include "lpddr4_structs_if.h"
+
+static u32 lpddr4_pollphyindepirq(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt irqbit, u32 delay);
+static u32 lpddr4_pollandackirq(const lpddr4_privatedata *pd);
+static u32 lpddr4_startsequencecontroller(const lpddr4_privatedata *pd);
+static u32 lpddr4_writemmrregister(const lpddr4_privatedata *pd, u32 writemoderegval);
+static void lpddr4_checkcatrainingerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr);
+static void lpddr4_checkgatelvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr);
+static void lpddr4_checkreadlvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr);
+static void lpddr4_checkdqtrainingerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr);
+static u8 lpddr4_seterror(volatile u32 *reg, u32 errbitmask, u8 *errfoundptr, const u32 errorinfobits);
+static void lpddr4_setphysnapsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound);
+static void lpddr4_setphyadrsnapsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound);
+static void readpdwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void readsrshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void readsrlongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void readsrlonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void readsrdpshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void readsrdplongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void readsrdplonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles);
+static void lpddr4_readlpiwakeuptime(lpddr4_ctlregs *ctlregbase, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, u32 *cycles);
+static void writepdwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void writesrshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void writesrlongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void writesrlonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void writesrdpshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void writesrdplongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void writesrdplonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles);
+static void lpddr4_writelpiwakeuptime(lpddr4_ctlregs *ctlregbase, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles);
+static void lpddr4_updatefsp2refrateparams(const lpddr4_privatedata *pd, const u32 *tref, const u32 *tras_max);
+static void lpddr4_updatefsp1refrateparams(const lpddr4_privatedata *pd, const u32 *tref, const u32 *tras_max);
+static void lpddr4_updatefsp0refrateparams(const lpddr4_privatedata *pd, const u32 *tref, const u32 *tras_max);
+static u32 lpddr4_getphyrwmask(u32 regoffset);
+
+u32 lpddr4_pollctlirq(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt irqbit, u32 delay)
+{
+	u32 result = 0U;
+	u32 timeout = 0U;
+	bool irqstatus = false;
+
+	do {
+		if (++timeout == delay) {
+			result = (u32)EIO;
+			break;
+		}
+		result = lpddr4_checkctlinterrupt(pd, irqbit, &irqstatus);
+	} while ((irqstatus == (bool)false) && (result == (u32)0));
+
+	return result;
+}
+
+static u32 lpddr4_pollphyindepirq(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt irqbit, u32 delay)
+{
+	u32 result = 0U;
+	u32 timeout = 0U;
+	bool irqstatus = false;
+
+	do {
+		if (++timeout == delay) {
+			result = (u32)EIO;
+			break;
+		}
+		result = lpddr4_checkphyindepinterrupt(pd, irqbit, &irqstatus);
+	} while ((irqstatus == (bool)false) && (result == (u32)0));
+
+	return result;
+}
+
+static u32 lpddr4_pollandackirq(const lpddr4_privatedata *pd)
+{
+	u32 result = 0U;
+
+	result = lpddr4_pollphyindepirq(pd, LPDDR4_INTR_PHY_INDEP_INIT_DONE_BIT, LPDDR4_CUSTOM_TIMEOUT_DELAY);
+
+	if (result == (u32)0)
+		result = lpddr4_ackphyindepinterrupt(pd, LPDDR4_INTR_PHY_INDEP_INIT_DONE_BIT);
+	if (result == (u32)0)
+		result = lpddr4_pollctlirq(pd, LPDDR4_INTR_MC_INIT_DONE, LPDDR4_CUSTOM_TIMEOUT_DELAY);
+	if (result == (u32)0)
+		result = lpddr4_ackctlinterrupt(pd, LPDDR4_INTR_MC_INIT_DONE);
+	return result;
+}
+
+static u32 lpddr4_startsequencecontroller(const lpddr4_privatedata *pd)
+{
+	u32 result = 0U;
+	u32 regval = 0U;
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+	lpddr4_infotype infotype;
+
+	regval = CPS_FLD_SET(LPDDR4__PI_START__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__PI_START__REG)));
+	CPS_REG_WRITE((&(ctlregbase->LPDDR4__PI_START__REG)), regval);
+
+	regval = CPS_FLD_SET(LPDDR4__START__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__START__REG)));
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__START__REG), regval);
+
+	if (pd->infohandler != (lpddr4_infocallback)NULL) {
+		infotype = LPDDR4_DRV_SOC_PLL_UPDATE;
+		pd->infohandler(pd, infotype);
+	}
+
+	result = lpddr4_pollandackirq(pd);
+
+	return result;
+}
+
+volatile u32 *lpddr4_addoffset(volatile u32 *addr, u32 regoffset)
+{
+	volatile u32 *local_addr = addr;
+	volatile u32 *regaddr = &local_addr[regoffset];
+
+	return regaddr;
+}
+
+u32 lpddr4_probe(const lpddr4_config *config, u16 *configsize)
+{
+	u32 result;
+
+	result = (u32)(lpddr4_probesf(config, configsize));
+	if (result == (u32)0)
+		*configsize = (u16)(sizeof(lpddr4_privatedata));
+	return result;
+}
+
+u32 lpddr4_init(lpddr4_privatedata *pd, const lpddr4_config *cfg)
+{
+	u32 result = 0U;
+
+	result = lpddr4_initsf(pd, cfg);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)cfg->ctlbase;
+		pd->ctlbase = ctlregbase;
+		pd->infohandler = (lpddr4_infocallback)cfg->infohandler;
+		pd->ctlinterrupthandler = (lpddr4_ctlcallback)cfg->ctlinterrupthandler;
+		pd->phyindepinterrupthandler = (lpddr4_phyindepcallback)cfg->phyindepinterrupthandler;
+	}
+	return result;
+}
+
+u32 lpddr4_start(const lpddr4_privatedata *pd)
+{
+	u32 result = 0U;
+
+	result = lpddr4_startsf(pd);
+	if (result == (u32)0)
+		result = lpddr4_enablepiinitiator(pd);
+	if (result == (u32)0)
+		result = lpddr4_startsequencecontroller(pd);
+
+	return result;
+}
+
+u32 lpddr4_readreg(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regoffset, u32 *regvalue)
+{
+	u32 result = 0U;
+
+	result = lpddr4_readregsf(pd, cpp, regvalue);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		if (cpp == LPDDR4_CTL_REGS) {
+			if (regoffset >= LPDDR4_INTR_CTL_REG_COUNT)
+				result = (u32)EINVAL;
+			else
+				*regvalue = CPS_REG_READ(lpddr4_addoffset(&(ctlregbase->DENALI_CTL_0), regoffset));
+		} else if (cpp == LPDDR4_PHY_REGS) {
+			if (regoffset >= LPDDR4_INTR_PHY_REG_COUNT)
+				result = (u32)EINVAL;
+			else
+				*regvalue = CPS_REG_READ(lpddr4_addoffset(&(ctlregbase->DENALI_PHY_0), regoffset));
+
+		} else {
+			if (regoffset >= LPDDR4_INTR_PHY_INDEP_REG_COUNT)
+				result = (u32)EINVAL;
+			else
+				*regvalue = CPS_REG_READ(lpddr4_addoffset(&(ctlregbase->DENALI_PI_0), regoffset));
+		}
+	}
+	return result;
+}
+
+static u32 lpddr4_getphyrwmask(u32 regoffset)
+{
+	u32 rwmask = 0U;
+	u32 arrayoffset = 0U;
+	u32 slicenum, sliceoffset = 0U;
+
+	for (slicenum = (u32)0U; slicenum <= (DSLICE_NUM + ASLICE_NUM); slicenum++) {
+		sliceoffset = sliceoffset + (u32)SLICE_WIDTH;
+		if (regoffset < sliceoffset)
+			break;
+	}
+	arrayoffset = regoffset - (sliceoffset - (u32)SLICE_WIDTH);
+
+	if (slicenum < DSLICE_NUM) {
+		rwmask = lpddr4_getdslicemask(slicenum, arrayoffset);
+	} else {
+		if (slicenum == DSLICE_NUM) {
+			if (arrayoffset < ASLICE0_REG_COUNT)
+				rwmask = g_lpddr4_address_slice_0_rw_mask[arrayoffset];
+		} else {
+			if (arrayoffset < PHY_CORE_REG_COUNT)
+				rwmask = g_lpddr4_phy_core_rw_mask[arrayoffset];
+		}
+	}
+	return rwmask;
+}
+
+u32 lpddr4_deferredregverify(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regvalues[], u16 regnum[], u16 regcount)
+{
+	u32 result = (u32)0;
+	u32 aindex;
+	u32 regreadval = 0U;
+	u32 rwmask = 0U;
+
+	result = lpddr4_deferredregverifysf(pd, cpp);
+
+	if ((regvalues == (u32 *)NULL) || (regnum == (u16 *)NULL))
+		result = EINVAL;
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++) {
+			result = lpddr4_readreg(pd, cpp, (u32)regnum[aindex], &regreadval);
+
+			if (result == (u32)0) {
+				switch (cpp) {
+				case LPDDR4_PHY_INDEP_REGS:
+					rwmask = g_lpddr4_pi_rw_mask[(u32)regnum[aindex]];
+					break;
+				case LPDDR4_PHY_REGS:
+					rwmask = lpddr4_getphyrwmask((u32)regnum[aindex]);
+					break;
+				default:
+					rwmask = g_lpddr4_ddr_controller_rw_mask[(u32)regnum[aindex]];
+					break;
+				}
+
+				if ((rwmask & regreadval) != ((u32)(regvalues[aindex]) & rwmask)) {
+					result = EIO;
+					break;
+				}
+			}
+		}
+	}
+	return result;
+}
+
+u32 lpddr4_writereg(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regoffset, u32 regvalue)
+{
+	u32 result = 0U;
+
+	result = lpddr4_writeregsf(pd, cpp);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		if (cpp == LPDDR4_CTL_REGS) {
+			if (regoffset >= LPDDR4_INTR_CTL_REG_COUNT)
+				result = (u32)EINVAL;
+			else
+				CPS_REG_WRITE(lpddr4_addoffset(&(ctlregbase->DENALI_CTL_0), regoffset), regvalue);
+		} else if (cpp == LPDDR4_PHY_REGS) {
+			if (regoffset >= LPDDR4_INTR_PHY_REG_COUNT)
+				result = (u32)EINVAL;
+			else
+				CPS_REG_WRITE(lpddr4_addoffset(&(ctlregbase->DENALI_PHY_0), regoffset), regvalue);
+		} else {
+			if (regoffset >= LPDDR4_INTR_PHY_INDEP_REG_COUNT)
+				result = (u32)EINVAL;
+			else
+				CPS_REG_WRITE(lpddr4_addoffset(&(ctlregbase->DENALI_PI_0), regoffset), regvalue);
+		}
+	}
+
+	return result;
+}
+
+u32 lpddr4_getmmrregister(const lpddr4_privatedata *pd, u32 readmoderegval, u64 *mmrvalue, u8 *mmrstatus)
+{
+	u32 result = 0U;
+	u32 tdelay = 1000U;
+	u32 regval = 0U;
+
+	result = lpddr4_getmmrregistersf(pd, mmrvalue, mmrstatus);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		regval = CPS_FLD_WRITE(LPDDR4__READ_MODEREG__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__READ_MODEREG__REG)), readmoderegval);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__READ_MODEREG__REG), regval);
+
+		result = lpddr4_pollctlirq(pd, LPDDR4_INTR_MR_READ_DONE, tdelay);
+	}
+	if (result == (u32)0)
+		result = lpddr4_checkmmrreaderror(pd, mmrvalue, mmrstatus);
+	return result;
+}
+
+static u32 lpddr4_writemmrregister(const lpddr4_privatedata *pd, u32 writemoderegval)
+{
+	u32 result = (u32)0;
+	u32 tdelay = 1000U;
+	u32 regval = 0U;
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+	regval = CPS_FLD_WRITE(LPDDR4__WRITE_MODEREG__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__WRITE_MODEREG__REG)), writemoderegval);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__WRITE_MODEREG__REG), regval);
+
+	result = lpddr4_pollctlirq(pd, LPDDR4_INTR_MR_WRITE_DONE, tdelay);
+
+	return result;
+}
+
+u32 lpddr4_setmmrregister(const lpddr4_privatedata *pd, u32 writemoderegval, u8 *mrwstatus)
+{
+	u32 result = 0U;
+
+	result = lpddr4_setmmrregistersf(pd, mrwstatus);
+	if (result == (u32)0) {
+		result = lpddr4_writemmrregister(pd, writemoderegval);
+
+		if (result == (u32)0)
+			result = lpddr4_ackctlinterrupt(pd, LPDDR4_INTR_MR_WRITE_DONE);
+		if (result == (u32)0) {
+			lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+			*mrwstatus = (u8)CPS_FLD_READ(LPDDR4__MRW_STATUS__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__MRW_STATUS__REG)));
+			if ((*mrwstatus) != 0U)
+				result = (u32)EIO;
+		}
+	}
+
+	return result;
+}
+
+u32 lpddr4_writectlconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount)
+{
+	u32 result;
+	u32 aindex;
+
+	result = lpddr4_writectlconfigsf(pd);
+	if (regvalues == (u32 *)NULL)
+		result = EINVAL;
+
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++)
+			result = (u32)lpddr4_writereg(pd, LPDDR4_CTL_REGS, aindex,
+							   (u32)regvalues[aindex]);
+	}
+	return result;
+}
+
+u32 lpddr4_writephyindepconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount)
+{
+	u32 result;
+	u32 aindex;
+
+	result = lpddr4_writephyindepconfigsf(pd);
+	if (regvalues == (u32 *)NULL)
+		result = EINVAL;
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++)
+			result = (u32)lpddr4_writereg(pd, LPDDR4_PHY_INDEP_REGS, aindex,
+							   (u32)regvalues[aindex]);
+	}
+	return result;
+}
+
+u32 lpddr4_writephyconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount)
+{
+	u32 result;
+	u32 aindex;
+
+	result = lpddr4_writephyconfigsf(pd);
+	if (regvalues == (u32 *)NULL)
+		result = EINVAL;
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++)
+			result = (u32)lpddr4_writereg(pd, LPDDR4_PHY_REGS, aindex,
+							   (u32)regvalues[aindex]);
+	}
+	return result;
+}
+
+u32 lpddr4_readctlconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount)
+{
+	u32 result;
+	u32 aindex;
+
+	result = lpddr4_readctlconfigsf(pd);
+	if ((regvalues == (u32 *)NULL) || (regnum == (u16 *)NULL))
+		result = EINVAL;
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++)
+			result = (u32)lpddr4_readreg(pd, LPDDR4_CTL_REGS, (u32)regnum[aindex],
+							  (u32 *)(&regvalues[aindex]));
+	}
+	return result;
+}
+
+u32 lpddr4_readphyindepconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount)
+{
+	u32 result;
+	u32 aindex;
+
+	result = lpddr4_readphyindepconfigsf(pd);
+	if ((regvalues == (u32 *)NULL) || (regnum == (u16 *)NULL))
+		result = EINVAL;
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++)
+			result = (u32)lpddr4_readreg(pd, LPDDR4_PHY_INDEP_REGS, (u32)regnum[aindex],
+							  (u32 *)(&regvalues[aindex]));
+	}
+	return result;
+}
+
+u32 lpddr4_readphyconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount)
+{
+	u32 result;
+	u32 aindex;
+
+	result = lpddr4_readphyconfigsf(pd);
+	if ((regvalues == (u32 *)NULL) || (regnum == (u16 *)NULL))
+		result = EINVAL;
+	if (result == (u32)0) {
+		for (aindex = 0; aindex < regcount; aindex++)
+			result = (u32)lpddr4_readreg(pd, LPDDR4_PHY_REGS, (u32)regnum[aindex],
+							  (u32 *)(&regvalues[aindex]));
+	}
+	return result;
+}
+
+u32 lpddr4_getphyindepinterruptmask(const lpddr4_privatedata *pd, u32 *mask)
+{
+	u32 result;
+
+	result = lpddr4_getphyindepinterruptmsf(pd, mask);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		*mask = CPS_FLD_READ(LPDDR4__PI_INT_MASK__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__PI_INT_MASK__REG)));
+	}
+	return result;
+}
+
+u32 lpddr4_setphyindepinterruptmask(const lpddr4_privatedata *pd, const u32 *mask)
+{
+	u32 result;
+	u32 regval = 0;
+	const u32 ui32irqcount = (u32)LPDDR4_INTR_PHY_INDEP_DLL_LOCK_STATE_CHANGE_BIT + 1U;
+
+	result = lpddr4_setphyindepinterruptmsf(pd, mask);
+	if ((result == (u32)0) && (ui32irqcount < WORD_SHIFT)) {
+		if (*mask >= (1U << ui32irqcount))
+			result = (u32)EINVAL;
+	}
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		regval = CPS_FLD_WRITE(LPDDR4__PI_INT_MASK__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__PI_INT_MASK__REG)), *mask);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__PI_INT_MASK__REG), regval);
+	}
+	return result;
+}
+
+u32 lpddr4_checkphyindepinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt intr, bool *irqstatus)
+{
+	u32 result = 0;
+	u32 phyindepirqstatus = 0;
+
+	result = LPDDR4_INTR_CheckPhyIndepIntSF(pd, intr, irqstatus);
+	if ((result == (u32)0) && ((u32)intr < WORD_SHIFT)) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		phyindepirqstatus = CPS_REG_READ(&(ctlregbase->LPDDR4__PI_INT_STATUS__REG));
+		*irqstatus = (bool)(((phyindepirqstatus >> (u32)intr) & LPDDR4_BIT_MASK) > 0U);
+	}
+	return result;
+}
+
+u32 lpddr4_ackphyindepinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt intr)
+{
+	u32 result = 0U;
+	u32 regval = 0U;
+
+	result = LPDDR4_INTR_AckPhyIndepIntSF(pd, intr);
+	if ((result == (u32)0) && ((u32)intr < WORD_SHIFT)) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		regval = ((u32)LPDDR4_BIT_MASK << (u32)intr);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__PI_INT_ACK__REG), regval);
+	}
+
+	return result;
+}
+
+static void lpddr4_checkcatrainingerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr)
+{
+	u32 regval;
+	u32 errbitmask = 0U;
+	u32 snum;
+	volatile u32 *regaddress;
+
+	regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__PHY_ADR_CALVL_OBS1_0__REG));
+	errbitmask = (CA_TRAIN_RL) | (NIBBLE_MASK);
+	for (snum = 0U; snum < ASLICE_NUM; snum++) {
+		regval = CPS_REG_READ(regaddress);
+		if ((regval & errbitmask) != CA_TRAIN_RL) {
+			debuginfo->catraingerror = CDN_TRUE;
+			*errfoundptr = true;
+		}
+		regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+	}
+}
+
+static void lpddr4_checkgatelvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr)
+{
+	u32 regval;
+	u32 errbitmask = 0U;
+	u32 snum;
+	volatile u32 *regaddress;
+
+	regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__PHY_GTLVL_STATUS_OBS_0__REG));
+	errbitmask = GATE_LVL_ERROR_FIELDS;
+	for (snum = (u32)0U; snum < DSLICE_NUM; snum++) {
+		regval = CPS_REG_READ(regaddress);
+		if ((regval & errbitmask) != 0U) {
+			debuginfo->gatelvlerror = CDN_TRUE;
+			*errfoundptr = true;
+		}
+		regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+	}
+}
+
+static void lpddr4_checkreadlvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr)
+{
+	u32 regval;
+	u32 errbitmask = 0U;
+	u32 snum;
+	volatile u32 *regaddress;
+
+	regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__PHY_RDLVL_STATUS_OBS_0__REG));
+	errbitmask = READ_LVL_ERROR_FIELDS;
+	for (snum = (u32)0U; snum < DSLICE_NUM; snum++) {
+		regval = CPS_REG_READ(regaddress);
+		if ((regval & errbitmask) != 0U) {
+			debuginfo->readlvlerror = CDN_TRUE;
+			*errfoundptr = true;
+		}
+		regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+	}
+}
+
+static void lpddr4_checkdqtrainingerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr)
+{
+	u32 regval;
+	u32 errbitmask = 0U;
+	u32 snum;
+	volatile u32 *regaddress;
+
+	regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__PHY_WDQLVL_STATUS_OBS_0__REG));
+	errbitmask = DQ_LVL_STATUS;
+	for (snum = (u32)0U; snum < DSLICE_NUM; snum++) {
+		regval = CPS_REG_READ(regaddress);
+		if ((regval & errbitmask) != 0U) {
+			debuginfo->dqtrainingerror = CDN_TRUE;
+			*errfoundptr = true;
+		}
+		regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+	}
+}
+
+bool lpddr4_checklvlerrors(const lpddr4_privatedata *pd, lpddr4_debuginfo *debuginfo, bool errfound)
+{
+	bool localerrfound = errfound;
+
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+	if (localerrfound == (bool)false)
+		lpddr4_checkcatrainingerror(ctlregbase, debuginfo, &localerrfound);
+
+	if (localerrfound == (bool)false)
+		lpddr4_checkwrlvlerror(ctlregbase, debuginfo, &localerrfound);
+
+	if (localerrfound == (bool)false)
+		lpddr4_checkgatelvlerror(ctlregbase, debuginfo, &localerrfound);
+
+	if (localerrfound == (bool)false)
+		lpddr4_checkreadlvlerror(ctlregbase, debuginfo, &localerrfound);
+
+	if (localerrfound == (bool)false)
+		lpddr4_checkdqtrainingerror(ctlregbase, debuginfo, &localerrfound);
+	return localerrfound;
+}
+
+static u8 lpddr4_seterror(volatile u32 *reg, u32 errbitmask, u8 *errfoundptr, const u32 errorinfobits)
+{
+	u32 regval = 0U;
+
+	regval = CPS_REG_READ(reg);
+	if ((regval & errbitmask) != errorinfobits)
+		*errfoundptr = CDN_TRUE;
+	return *errfoundptr;
+}
+
+void lpddr4_seterrors(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, u8 *errfoundptr)
+{
+	u32 errbitmask = (LPDDR4_BIT_MASK << 0x1U) | (LPDDR4_BIT_MASK);
+
+	debuginfo->pllerror = lpddr4_seterror(&(ctlregbase->LPDDR4__PHY_PLL_OBS_0__REG),
+					      errbitmask, errfoundptr, PLL_READY);
+	if (*errfoundptr == CDN_FALSE)
+		debuginfo->pllerror = lpddr4_seterror(&(ctlregbase->LPDDR4__PHY_PLL_OBS_1__REG),
+						      errbitmask, errfoundptr, PLL_READY);
+
+	if (*errfoundptr == CDN_FALSE)
+		debuginfo->iocaliberror = lpddr4_seterror(&(ctlregbase->LPDDR4__PHY_CAL_RESULT_OBS_0__REG),
+							  IO_CALIB_DONE, errfoundptr, IO_CALIB_DONE);
+	if (*errfoundptr == CDN_FALSE)
+		debuginfo->iocaliberror = lpddr4_seterror(&(ctlregbase->LPDDR4__PHY_CAL_RESULT2_OBS_0__REG),
+							  IO_CALIB_DONE, errfoundptr, IO_CALIB_DONE);
+	if (*errfoundptr == CDN_FALSE)
+		debuginfo->iocaliberror = lpddr4_seterror(&(ctlregbase->LPDDR4__PHY_CAL_RESULT3_OBS_0__REG),
+							  IO_CALIB_FIELD, errfoundptr, IO_CALIB_STATE);
+}
+
+static void lpddr4_setphysnapsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound)
+{
+	u32 snum = 0U;
+	volatile u32 *regaddress;
+	u32 regval = 0U;
+
+	if (errorfound == (bool)false) {
+		regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__SC_PHY_SNAP_OBS_REGS_0__REG));
+		for (snum = (u32)0U; snum < DSLICE_NUM; snum++) {
+			regval = CPS_FLD_SET(LPDDR4__SC_PHY_SNAP_OBS_REGS_0__FLD, CPS_REG_READ(regaddress));
+			CPS_REG_WRITE(regaddress, regval);
+			regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+		}
+	}
+}
+
+static void lpddr4_setphyadrsnapsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound)
+{
+	u32 snum = 0U;
+	volatile u32 *regaddress;
+	u32 regval = 0U;
+
+	if (errorfound == (bool)false) {
+		regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_0__REG));
+		for (snum = (u32)0U; snum < ASLICE_NUM; snum++) {
+			regval = CPS_FLD_SET(LPDDR4__SC_PHY_ADR_SNAP_OBS_REGS_0__FLD, CPS_REG_READ(regaddress));
+			CPS_REG_WRITE(regaddress, regval);
+			regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+		}
+	}
+}
+
+void lpddr4_setsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound)
+{
+	lpddr4_setphysnapsettings(ctlregbase, errorfound);
+	lpddr4_setphyadrsnapsettings(ctlregbase, errorfound);
+}
+
+static void readpdwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_PD_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_PD_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_PD_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F2__REG)));
+}
+
+static void readsrshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_SHORT_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_SHORT_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_SHORT_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F2__REG)));
+}
+
+static void readsrlongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_LONG_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_LONG_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_LONG_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F2__REG)));
+}
+
+static void readsrlonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__REG)));
+}
+
+static void readsrdpshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__REG)));
+}
+
+static void readsrdplongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__REG)));
+}
+
+static void readsrdplonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, u32 *cycles)
+{
+	if (*fspnum == LPDDR4_FSP_0)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__REG)));
+	else if (*fspnum == LPDDR4_FSP_1)
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__REG)));
+	else
+		*cycles = CPS_FLD_READ(LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__REG)));
+
+}
+
+static void lpddr4_readlpiwakeuptime(lpddr4_ctlregs *ctlregbase, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, u32 *cycles)
+{
+	if (*lpiwakeupparam == LPDDR4_LPI_PD_WAKEUP_FN)
+		readpdwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SR_SHORT_WAKEUP_FN)
+		readsrshortwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SR_LONG_WAKEUP_FN)
+		readsrlongwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SR_LONG_MCCLK_GATE_WAKEUP_FN)
+		readsrlonggatewakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SRPD_SHORT_WAKEUP_FN)
+		readsrdpshortwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SRPD_LONG_WAKEUP_FN)
+		readsrdplongwakeup(fspnum, ctlregbase, cycles);
+	else
+		readsrdplonggatewakeup(fspnum, ctlregbase, cycles);
+}
+
+u32 lpddr4_getlpiwakeuptime(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, u32 *cycles)
+{
+	u32 result = 0U;
+
+	result = lpddr4_getlpiwakeuptimesf(pd, lpiwakeupparam, fspnum, cycles);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		lpddr4_readlpiwakeuptime(ctlregbase, lpiwakeupparam, fspnum, cycles);
+	}
+	return result;
+}
+
+static void writepdwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_PD_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_PD_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_PD_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_PD_WAKEUP_F2__REG), regval);
+	}
+}
+
+static void writesrshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_SHORT_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_SHORT_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_SHORT_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_SHORT_WAKEUP_F2__REG), regval);
+	}
+}
+
+static void writesrlongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_LONG_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_LONG_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_LONG_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_LONG_WAKEUP_F2__REG), regval);
+	}
+}
+
+static void writesrlonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2__REG), regval);
+	}
+}
+
+static void writesrdpshortwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_SHORT_WAKEUP_F2__REG), regval);
+	}
+}
+
+static void writesrdplongwakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_WAKEUP_F2__REG), regval);
+	}
+}
+static void writesrdplonggatewakeup(const lpddr4_ctlfspnum *fspnum, lpddr4_ctlregs *ctlregbase, const u32 *cycles)
+{
+	u32 regval = 0U;
+
+	if (*fspnum == LPDDR4_FSP_0) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0__REG), regval);
+	} else if (*fspnum == LPDDR4_FSP_1) {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1__REG), regval);
+	} else {
+		regval = CPS_FLD_WRITE(LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__REG)), *cycles);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2__REG), regval);
+	}
+}
+
+static void lpddr4_writelpiwakeuptime(lpddr4_ctlregs *ctlregbase, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles)
+{
+	if (*lpiwakeupparam == LPDDR4_LPI_PD_WAKEUP_FN)
+		writepdwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SR_SHORT_WAKEUP_FN)
+		writesrshortwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SR_LONG_WAKEUP_FN)
+		writesrlongwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SR_LONG_MCCLK_GATE_WAKEUP_FN)
+		writesrlonggatewakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SRPD_SHORT_WAKEUP_FN)
+		writesrdpshortwakeup(fspnum, ctlregbase, cycles);
+	else if (*lpiwakeupparam == LPDDR4_LPI_SRPD_LONG_WAKEUP_FN)
+		writesrdplongwakeup(fspnum, ctlregbase, cycles);
+	else
+		writesrdplonggatewakeup(fspnum, ctlregbase, cycles);
+}
+
+u32 lpddr4_setlpiwakeuptime(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles)
+{
+	u32 result = 0U;
+
+	result = lpddr4_setlpiwakeuptimesf(pd, lpiwakeupparam, fspnum, cycles);
+	if (result == (u32)0) {
+		if (*cycles > NIBBLE_MASK)
+			result = (u32)EINVAL;
+	}
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		lpddr4_writelpiwakeuptime(ctlregbase, lpiwakeupparam, fspnum, cycles);
+	}
+	return result;
+}
+
+u32 lpddr4_getdbireadmode(const lpddr4_privatedata *pd, bool *on_off)
+{
+	u32 result = 0U;
+
+	result = lpddr4_getdbireadmodesf(pd, on_off);
+
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		if (CPS_FLD_READ(LPDDR4__RD_DBI_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__RD_DBI_EN__REG))) == 0U)
+			*on_off = false;
+		else
+			*on_off = true;
+	}
+	return result;
+}
+
+u32 lpddr4_getdbiwritemode(const lpddr4_privatedata *pd, bool *on_off)
+{
+	u32 result = 0U;
+
+	result = lpddr4_getdbireadmodesf(pd, on_off);
+
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		if (CPS_FLD_READ(LPDDR4__WR_DBI_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__WR_DBI_EN__REG))) == 0U)
+			*on_off = false;
+		else
+			*on_off = true;
+	}
+	return result;
+}
+
+u32 lpddr4_setdbimode(const lpddr4_privatedata *pd, const lpddr4_dbimode *mode)
+{
+	u32 result = 0U;
+	u32 regval = 0U;
+
+	result = lpddr4_setdbimodesf(pd, mode);
+
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		if (*mode == LPDDR4_DBI_RD_ON)
+			regval = CPS_FLD_WRITE(LPDDR4__RD_DBI_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__RD_DBI_EN__REG)), 1U);
+		else if (*mode == LPDDR4_DBI_RD_OFF)
+			regval = CPS_FLD_WRITE(LPDDR4__RD_DBI_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__RD_DBI_EN__REG)), 0U);
+		else if (*mode == LPDDR4_DBI_WR_ON)
+			regval = CPS_FLD_WRITE(LPDDR4__WR_DBI_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__WR_DBI_EN__REG)), 1U);
+		else
+			regval = CPS_FLD_WRITE(LPDDR4__WR_DBI_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__WR_DBI_EN__REG)), 0U);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__RD_DBI_EN__REG), regval);
+	}
+	return result;
+}
+
+u32 lpddr4_getrefreshrate(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, u32 *tref, u32 *tras_max)
+{
+	u32 result = 0U;
+
+	result = lpddr4_getrefreshratesf(pd, fspnum, tref, tras_max);
+
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+		switch (*fspnum) {
+		case LPDDR4_FSP_2:
+			*tref = CPS_FLD_READ(LPDDR4__TREF_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_F2__REG)));
+			*tras_max = CPS_FLD_READ(LPDDR4__TRAS_MAX_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TRAS_MAX_F2__REG)));
+			break;
+		case LPDDR4_FSP_1:
+			*tref = CPS_FLD_READ(LPDDR4__TREF_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_F1__REG)));
+			*tras_max = CPS_FLD_READ(LPDDR4__TRAS_MAX_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TRAS_MAX_F1__REG)));
+			break;
+		default:
+			*tref = CPS_FLD_READ(LPDDR4__TREF_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_F0__REG)));
+			*tras_max = CPS_FLD_READ(LPDDR4__TRAS_MAX_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TRAS_MAX_F0__REG)));
+			break;
+		}
+	}
+	return result;
+}
+
+static void lpddr4_updatefsp2refrateparams(const lpddr4_privatedata *pd, const u32 *tref, const u32 *tras_max)
+{
+	u32 regval = 0U;
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+	regval = CPS_FLD_WRITE(LPDDR4__TREF_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_F2__REG)), *tref);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__TREF_F2__REG), regval);
+	regval = CPS_FLD_WRITE(LPDDR4__TRAS_MAX_F2__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TRAS_MAX_F2__REG)), *tras_max);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__TRAS_MAX_F2__REG), regval);
+}
+
+static void lpddr4_updatefsp1refrateparams(const lpddr4_privatedata *pd, const u32 *tref, const u32 *tras_max)
+{
+	u32 regval = 0U;
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+	regval = CPS_FLD_WRITE(LPDDR4__TREF_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_F1__REG)), *tref);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__TREF_F1__REG), regval);
+	regval = CPS_FLD_WRITE(LPDDR4__TRAS_MAX_F1__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TRAS_MAX_F1__REG)), *tras_max);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__TRAS_MAX_F1__REG), regval);;
+}
+
+static void lpddr4_updatefsp0refrateparams(const lpddr4_privatedata *pd, const u32 *tref, const u32 *tras_max)
+{
+	u32 regval = 0U;
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+	regval = CPS_FLD_WRITE(LPDDR4__TREF_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_F0__REG)), *tref);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__TREF_F0__REG), regval);
+	regval = CPS_FLD_WRITE(LPDDR4__TRAS_MAX_F0__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TRAS_MAX_F0__REG)), *tras_max);
+	CPS_REG_WRITE(&(ctlregbase->LPDDR4__TRAS_MAX_F0__REG), regval);
+}
+
+u32 lpddr4_setrefreshrate(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref, const u32 *tras_max)
+{
+	u32 result = 0U;
+
+	result = lpddr4_setrefreshratesf(pd, fspnum, tref, tras_max);
+
+	if (result == (u32)0) {
+		switch (*fspnum) {
+		case LPDDR4_FSP_2:
+			lpddr4_updatefsp2refrateparams(pd, tref, tras_max);
+			break;
+		case LPDDR4_FSP_1:
+			lpddr4_updatefsp1refrateparams(pd, tref, tras_max);
+			break;
+		default:
+			lpddr4_updatefsp0refrateparams(pd, tref, tras_max);
+			break;
+		}
+	}
+	return result;
+}
+
+u32 lpddr4_refreshperchipselect(const lpddr4_privatedata *pd, const u32 trefinterval)
+{
+	u32 result = 0U;
+	u32 regval = 0U;
+
+	result = lpddr4_refreshperchipselectsf(pd);
+
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		regval = CPS_FLD_WRITE(LPDDR4__TREF_INTERVAL__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__TREF_INTERVAL__REG)), trefinterval);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__TREF_INTERVAL__REG), regval);
+	}
+	return result;
+}
diff --git a/drivers/ddr/k3/lpddr4.h b/drivers/ddr/k3/lpddr4.h
new file mode 100644
index 0000000000..2fc884baf8
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4.h
@@ -0,0 +1,69 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_H
+#define LPDDR4_H
+
+#define CONFIG_K3_AM64_DDRSS /* FIXME */
+
+#include "am64/lpddr4_ctl_regs.h"
+#include "lpddr4_sanity.h"
+
+#include "lpddr4_am6x.h"
+#include "lpddr4_am6x_sanity.h"
+
+#define PRODUCT_ID (0x1046U)
+
+#define LPDDR4_BIT_MASK    (0x1U)
+#define BYTE_MASK   (0xffU)
+#define NIBBLE_MASK (0xfU)
+
+#define WORD_SHIFT (32U)
+#define WORD_MASK (0xffffffffU)
+#define SLICE_WIDTH (0x100)
+
+#define CTL_OFFSET 0
+#define PI_OFFSET (((u32)1) << 11)
+#define PHY_OFFSET (((u32)1) << 12)
+
+#define CTL_INT_MASK_ALL ((u32)LPDDR4_LOR_BITS - WORD_SHIFT)
+
+#define PLL_READY (0x3U)
+#define IO_CALIB_DONE ((u32)0x1U << 23U)
+#define IO_CALIB_FIELD ((u32)NIBBLE_MASK << 28U)
+#define IO_CALIB_STATE ((u32)0xBU << 28U)
+#define RX_CAL_DONE ((u32)LPDDR4_BIT_MASK << 4U)
+#define CA_TRAIN_RL (((u32)LPDDR4_BIT_MASK << 5U) | ((u32)LPDDR4_BIT_MASK << 4U))
+#define WR_LVL_STATE (((u32)NIBBLE_MASK) << 13U)
+#define GATE_LVL_ERROR_FIELDS (((u32)LPDDR4_BIT_MASK << 7U) | ((u32)LPDDR4_BIT_MASK << 6U))
+#define READ_LVL_ERROR_FIELDS ((((u32)NIBBLE_MASK) << 28U) | (((u32)BYTE_MASK) << 16U))
+#define DQ_LVL_STATUS (((u32)LPDDR4_BIT_MASK << 26U) | (((u32)BYTE_MASK) << 18U))
+
+#define CDN_TRUE  1U
+#define CDN_FALSE 0U
+
+#ifndef LPDDR4_CUSTOM_TIMEOUT_DELAY
+#define LPDDR4_CUSTOM_TIMEOUT_DELAY 100000000U
+#endif
+
+#ifndef LPDDR4_CPS_NS_DELAY_TIME
+#define LPDDR4_CPS_NS_DELAY_TIME 10000000U
+#endif
+
+void lpddr4_setsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound);
+volatile u32 *lpddr4_addoffset(volatile u32 *addr, u32 regoffset);
+u32 lpddr4_pollctlirq(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt irqbit, u32 delay);
+bool lpddr4_checklvlerrors(const lpddr4_privatedata *pd, lpddr4_debuginfo *debuginfo, bool errfound);
+void lpddr4_seterrors(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, u8 *errfoundptr);
+
+u32 lpddr4_enablepiinitiator(const lpddr4_privatedata *pd);
+void lpddr4_checkwrlvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr);
+u32 lpddr4_checkmmrreaderror(const lpddr4_privatedata *pd, u64 *mmrvalue, u8 *mrrstatus);
+u32 lpddr4_getdslicemask(u32 dslicenum, u32 arrayoffset);
+
+#endif  /* LPDDR4_H */
diff --git a/drivers/ddr/k3/lpddr4_am64_ctl_regs_rw_masks.c b/drivers/ddr/k3/lpddr4_am64_ctl_regs_rw_masks.c
new file mode 100644
index 0000000000..14b135d16a
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_am64_ctl_regs_rw_masks.c
@@ -0,0 +1,1309 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#include <linux/types.h>
+#include <am64/lpddr4_am64_ctl_regs_rw_masks.h>
+
+u32 g_lpddr4_ddr_controller_rw_mask[] = {
+	0x00000F01U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x01FFFFFFU,
+	0x03030300U,
+	0x01030100U,
+	0x1F1F013FU,
+	0x0303031FU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0xFFFFFF01U,
+	0x0001FFFFU,
+	0x000F7FFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFF00FFFFU,
+	0x0000FFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x0F3F7F7FU,
+	0xFFFFFFFFU,
+	0x0F3F7F7FU,
+	0xFFFFFFFFU,
+	0x0F3F7F7FU,
+	0xFFFFFFFFU,
+	0xFF1F1F07U,
+	0x0001FFFFU,
+	0x3F3F01FFU,
+	0x1F01FFFFU,
+	0x01FFFFFFU,
+	0x3F3F01FFU,
+	0x1F01FFFFU,
+	0x01FFFFFFU,
+	0x3F3F01FFU,
+	0xFF01FFFFU,
+	0x00FFFFFFU,
+	0x1F0FFFFFU,
+	0xFFFF3FFFU,
+	0x0000FFFFU,
+	0x1F0FFFFFU,
+	0xFFFF3FFFU,
+	0x0000FFFFU,
+	0x1F0FFFFFU,
+	0x07073FFFU,
+	0xFFFF0107U,
+	0xFFFFFFFFU,
+	0x0101010FU,
+	0x3FFFFFFFU,
+	0xFFFFFFFFU,
+	0x0301FFFFU,
+	0x00010101U,
+	0x03FFFFFFU,
+	0x01000000U,
+	0x03FF3F07U,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x010FFFFFU,
+	0x0FFFFF01U,
+	0x001F1F01U,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x00000000U,
+	0x1FFFFFFFU,
+	0x1F0F1F1FU,
+	0x1F0F1F1FU,
+	0x1F0F1F1FU,
+	0x1F011F01U,
+	0x00FFFF01U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x1F1F07FFU,
+	0xFF1F1F1FU,
+	0x1F1F1F07U,
+	0x07FF1F1FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x07010101U,
+	0x00017F00U,
+	0xFFFFFFFFU,
+	0x0700FFFFU,
+	0xFFFFFF07U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x000FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x000FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x010FFFFFU,
+	0x00010100U,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x01FFFFFFU,
+	0x0000FF00U,
+	0x0001FFFFU,
+	0x0F01FFFFU,
+	0x00000001U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFF0100U,
+	0xFFFFFFFFU,
+	0x0F0F0003U,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x00013F0FU,
+	0x0FFF0FFFU,
+	0x0F0F0007U,
+	0x000FFF07U,
+	0xFFFF0FFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x01010101U,
+	0x0101FF01U,
+	0x00000107U,
+	0xFFFFFFFFU,
+	0x00FFFF0FU,
+	0x00000303U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x07FFFFFFU,
+	0x01FFFF00U,
+	0x00000000U,
+	0x00030100U,
+	0x03FF03FFU,
+	0x1F1F03FFU,
+	0x000FFFFFU,
+	0x03FF03FFU,
+	0x1F1F03FFU,
+	0x000FFFFFU,
+	0x03FF03FFU,
+	0x1F1F03FFU,
+	0x000FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x01FFFF01U,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x01FFFF00U,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x01FFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x01FFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0101FFFFU,
+	0x00000101U,
+	0x01010101U,
+	0x03010101U,
+	0x3F000003U,
+	0x00000101U,
+	0xFFFFFFFFU,
+	0x00000001U,
+	0xFFFFFFFFU,
+	0x00000007U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x000FFF00U,
+	0x1F000000U,
+	0x1F1F1F1FU,
+	0xFFFF070FU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x000FFF00U,
+	0x0FFF0FFFU,
+	0x007F0FFFU,
+	0x0FFF0FFFU,
+	0x0FFF0FFFU,
+	0x000FFF7FU,
+	0x0FFF0FFFU,
+	0x037F0FFFU,
+	0x0FFF0000U,
+	0x0FFF0FFFU,
+	0x03030101U,
+	0x03030303U,
+	0x0F0F0707U,
+	0xFFFFFFFFU,
+	0x00FFFF03U,
+	0xFFFFFFFFU,
+	0x03FFFF03U,
+	0x1F011F01U,
+	0x0101FFFFU,
+	0x01010101U,
+	0x03010101U,
+	0x0301011FU,
+	0x07010F03U,
+	0x03030307U,
+	0x03011F03U,
+	0x01010000U,
+	0x01030303U,
+	0x00000101U,
+	0x00010000U,
+	0x00000000U,
+	0xFFFFFFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0xFF000000U,
+	0x0FFF0F0FU,
+	0x0F0FFF0FU,
+	0x01010101U,
+	0x033F3F3FU,
+	0x3F030303U,
+	0x1F1F3F3FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x0F1F1F1FU,
+	0x0F070F07U,
+	0x07010107U,
+	0xFF000007U,
+	0x001FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x007FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFF070FU,
+	0x00FFFFFFU,
+	0x001FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x007FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFF070FU,
+	0x00FFFFFFU,
+	0x001FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x007FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFF070FU,
+	0xFFFFFFFFU,
+	0x000300FFU,
+	0x0F0FFFFFU,
+	0x0701FF07U,
+	0x07070707U,
+	0x0F0F0F07U,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0xFFFFFF0FU,
+	0x007F7F7FU
+};
+
+u32 g_lpddr4_pi_rw_mask[] = {
+	0x00000F01U,
+	0x00000000U,
+	0x00000000U,
+	0x01000000U,
+	0xFFFF0301U,
+	0x030100FFU,
+	0x00000101U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x0000011FU,
+	0xFFFFFFFFU,
+	0x01030101U,
+	0x0F011F03U,
+	0x0101070FU,
+	0x000FFFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000007U,
+	0x00000000U,
+	0x00000000U,
+	0x01000000U,
+	0x00010101U,
+	0x3F3F0103U,
+	0x0101FFFFU,
+	0x01030103U,
+	0x0000FF00U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x030F0F1FU,
+	0x00000003U,
+	0x03FFFFFFU,
+	0x00000F07U,
+	0x00000103U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0101010FU,
+	0x01010101U,
+	0x00030301U,
+	0x000003FFU,
+	0xFFFFFFFFU,
+	0x0000FF03U,
+	0xFFFFFFFFU,
+	0x00FFFF00U,
+	0x0F0FFFFFU,
+	0x01011F1FU,
+	0x03000000U,
+	0x030F0101U,
+	0x01010101U,
+	0x0000FF03U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFF0001U,
+	0x1F1F3F1FU,
+	0xFF0F0F01U,
+	0x017F1FFFU,
+	0xFF01FFFFU,
+	0x01010101U,
+	0x030701FFU,
+	0x1F1F0301U,
+	0x01030001U,
+	0x000000FFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0101FFFFU,
+	0x00030001U,
+	0xFFFFFFFFU,
+	0x00010101U,
+	0x010003FFU,
+	0x01010101U,
+	0x1F070303U,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x0F0F0F0FU,
+	0x00000000U,
+	0x00000000U,
+	0x3FFFFFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x011F3F00U,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x0101011FU,
+	0x00FFFF01U,
+	0x00000107U,
+	0x000101FFU,
+	0xFFFFFFFFU,
+	0x0000FF01U,
+	0xFFFFFFFFU,
+	0x0FFF0000U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0x03030703U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000003FU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x3FFFFFFFU,
+	0x0101010FU,
+	0x00010101U,
+	0x01010101U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFF0101U,
+	0x000000FFU,
+	0x03FFFFFFU,
+	0x00000100U,
+	0x0001FFFFU,
+	0x01000000U,
+	0x01000003U,
+	0x00010F07U,
+	0x0F00010FU,
+	0x010F0001U,
+	0x00010F00U,
+	0x0F00010FU,
+	0x010F0001U,
+	0x00000000U,
+	0x00000000U,
+	0x011F0000U,
+	0x01010103U,
+	0x01010101U,
+	0x01010101U,
+	0x01010101U,
+	0x01010101U,
+	0x00FF0101U,
+	0x000001FFU,
+	0x0000001FU,
+	0x01031F01U,
+	0x01010101U,
+	0x00FFFF07U,
+	0xFFFFFFFFU,
+	0x00FFFFFFU,
+	0x000000FFU,
+	0x000000FFU,
+	0x000FFFFFU,
+	0x0FFF0FFFU,
+	0xFF0F3F7FU,
+	0x0F3F7F7FU,
+	0x3F7F7FFFU,
+	0x007FFF0FU,
+	0x000003FFU,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x000FFFFFU,
+	0x000003FFU,
+	0x0F0FFFFFU,
+	0x03030F0FU,
+	0x0003FF03U,
+	0x03FF03FFU,
+	0x01FF01FFU,
+	0x0F0F01FFU,
+	0x0F0F0F0FU,
+	0x3F3F3F3FU,
+	0x03033F3FU,
+	0x03030303U,
+	0x03FFFFFFU,
+	0x03030303U,
+	0x03030303U,
+	0xFF030303U,
+	0xFFFFFFFFU,
+	0x070707FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x1F030303U,
+	0x001F3FFFU,
+	0x001F3FFFU,
+	0x1F1F3FFFU,
+	0x03FF03FFU,
+	0x03FF1F1FU,
+	0x1F1F03FFU,
+	0x03FF03FFU,
+	0x7F7F7F7FU,
+	0x0F0F7F7FU,
+	0xFF1F0F0FU,
+	0xFF1F0F1FU,
+	0xFF1F0F1FU,
+	0xFFFFFF1FU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x3FFFFFFFU,
+	0x003F03FFU,
+	0x003F03FFU,
+	0x030303FFU,
+	0x0003FF03U,
+	0x7F7F03FFU,
+	0x1F03030FU,
+	0x03FFFFFFU,
+	0x7F7F03FFU,
+	0x1F03030FU,
+	0x03FFFFFFU,
+	0x7F7F03FFU,
+	0x1F03030FU,
+	0x0303FFFFU,
+	0xFFFFFF03U,
+	0x00FF3F1FU,
+	0x000FFFFFU,
+	0x3F0F01FFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFF3F1FFFU,
+	0x000FFFFFU,
+	0x3F0F01FFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFF3F1FFFU,
+	0x000FFFFFU,
+	0x3F0F01FFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x001FFFFFU,
+	0xFFFFFFFFU,
+	0x001FFFFFU,
+	0xFFFFFFFFU,
+	0x001FFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x3F3FFFFFU,
+	0x00FFFF3FU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0000FFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x0000FFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x0000FFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x00FFFFFFU,
+	0x0FFFFFFFU,
+	0x0FFF0FFFU,
+	0x000FFF7FU,
+	0x0FFF0FFFU,
+	0x000FFF7FU,
+	0x0FFF0FFFU,
+	0x000FFF7FU,
+	0x0FFF0FFFU,
+	0x030F0F0FU,
+	0x07070303U,
+	0x03030303U,
+	0x7F7F7F7FU,
+	0x00000303U,
+	0xFFFF0000U,
+	0x00FFFFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x01FFFFFFU,
+	0x1F1F1FFFU,
+	0x1F1F1F1FU,
+	0x01FFFF1FU,
+	0x0301FFFFU,
+	0x00030303U,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0xFF01FFFFU,
+	0xFFFFFFFFU
+};
+
+u32 g_lpddr4_data_slice_0_rw_mask[] = {
+	0x07FF7F07U,
+	0x0703FF0FU,
+	0x010303FFU,
+	0x3F3F3F3FU,
+	0x3F3F3F3FU,
+	0x1F030F3FU,
+	0x030F0F1FU,
+	0x01FF031FU,
+	0x00000101U,
+	0xFFFFFFFFU,
+	0x00000000U,
+	0x7F0101FFU,
+	0x010101FFU,
+	0x03FF003FU,
+	0x01FF000FU,
+	0x01FF0701U,
+	0x00000003U,
+	0x00000000U,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x070F0107U,
+	0x0F0F0F0FU,
+	0x3F030001U,
+	0x0F3FFF0FU,
+	0x1F030F3FU,
+	0x03FFFFFFU,
+	0x00073FFFU,
+	0x0F0F07FFU,
+	0x000FFFFFU,
+	0x000001FFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x00000001U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x7FFFFFFFU,
+	0x0000003FU,
+	0x00000000U,
+	0x00000000U,
+	0x01FF01FFU,
+	0x01FF01FFU,
+	0x01FF01FFU,
+	0x01FF01FFU,
+	0x000001FFU,
+	0x0003FFFFU,
+	0x01FF01FFU,
+	0x071F07FFU,
+	0x01010101U,
+	0x07FFFF07U,
+	0x7F03FFFFU,
+	0xFF01037FU,
+	0x07FF07FFU,
+	0x0103FFFFU,
+	0x1F1F0F3FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x007F1F1FU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x1F0703FFU,
+	0xFFFFFFFFU,
+	0xFFFFFF0FU,
+	0x0FFFFFFFU,
+	0x0303FFFFU,
+	0x1F1F0103U,
+	0x000F1F1FU,
+	0xFF3F07FFU,
+	0x0FFF0FFFU,
+	0x001F0F3FU,
+	0x03FF03FFU,
+	0x01FF0FFFU,
+	0x00000F01U,
+	0x000003FFU,
+	0x7F7F0703U,
+	0x0000001FU,
+	0xFFFFFFFFU,
+	0x0000000FU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x03FF07FFU,
+	0x0003FF03U,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF070FU,
+	0x000103FFU,
+	0x000F03FFU,
+	0x010F07FFU,
+	0x000003FFU,
+	0x003FFFFFU
+};
+
+u32 g_lpddr4_data_slice_1_rw_mask[] = {
+	0x07FF7F07U,
+	0x0703FF0FU,
+	0x010303FFU,
+	0x3F3F3F3FU,
+	0x3F3F3F3FU,
+	0x1F030F3FU,
+	0x030F0F1FU,
+	0x01FF031FU,
+	0x00000101U,
+	0xFFFFFFFFU,
+	0x00000000U,
+	0x7F0101FFU,
+	0x010101FFU,
+	0x03FF003FU,
+	0x01FF000FU,
+	0x01FF0701U,
+	0x00000003U,
+	0x00000000U,
+	0x00000003U,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x070F0107U,
+	0x0F0F0F0FU,
+	0x3F030001U,
+	0x0F3FFF0FU,
+	0x1F030F3FU,
+	0x03FFFFFFU,
+	0x00073FFFU,
+	0x0F0F07FFU,
+	0x000FFFFFU,
+	0x000001FFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0xFFFFFFFFU,
+	0x0001FFFFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x00000001U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x7FFFFFFFU,
+	0x0000003FU,
+	0x00000000U,
+	0x00000000U,
+	0x01FF01FFU,
+	0x01FF01FFU,
+	0x01FF01FFU,
+	0x01FF01FFU,
+	0x000001FFU,
+	0x0003FFFFU,
+	0x01FF01FFU,
+	0x071F07FFU,
+	0x01010101U,
+	0x07FFFF07U,
+	0x7F03FFFFU,
+	0xFF01037FU,
+	0x07FF07FFU,
+	0x0103FFFFU,
+	0x1F1F0F3FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x007F1F1FU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x1F0703FFU,
+	0xFFFFFFFFU,
+	0xFFFFFF0FU,
+	0x0FFFFFFFU,
+	0x0303FFFFU,
+	0x1F1F0103U,
+	0x000F1F1FU,
+	0xFF3F07FFU,
+	0x0FFF0FFFU,
+	0x001F0F3FU,
+	0x03FF03FFU,
+	0x01FF0FFFU,
+	0x00000F01U,
+	0x000003FFU,
+	0x7F7F0703U,
+	0x0000001FU,
+	0xFFFFFFFFU,
+	0x0000000FU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x03FF07FFU,
+	0x0003FF03U,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF03FFU,
+	0x03FF070FU,
+	0x000103FFU,
+	0x000F03FFU,
+	0x010F07FFU,
+	0x000003FFU,
+	0x003FFFFFU
+};
+
+u32 g_lpddr4_address_slice_0_rw_mask[] = {
+	0x000107FFU,
+	0x00000000U,
+	0x0F000000U,
+	0x00000000U,
+	0x01000707U,
+	0x011F7F7FU,
+	0x01000301U,
+	0x07FFFFFFU,
+	0x0000003FU,
+	0x00000000U,
+	0x00000000U,
+	0x07FF07FFU,
+	0x000007FFU,
+	0x00FFFFFFU,
+	0x03FFFFFFU,
+	0x01FF0F03U,
+	0x07000001U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x3FFFFFFFU,
+	0x3F3F03FFU,
+	0x3F0F3F3FU,
+	0x0000003FU,
+	0x0707FFFFU,
+	0x1F07FF1FU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x000F07FFU,
+	0xFF3F07FFU,
+	0x0103FFFFU,
+	0x0000000FU,
+	0x0000010FU
+};
+
+u32 g_lpddr4_address_slice_1_rw_mask[] = {
+	0x000107FFU,
+	0x00000000U,
+	0x0F000000U,
+	0x00000000U,
+	0x01000707U,
+	0x011F7F7FU,
+	0x01000301U,
+	0x07FFFFFFU,
+	0x0000003FU,
+	0x00000000U,
+	0x00000000U,
+	0x07FF07FFU,
+	0x000007FFU,
+	0x00FFFFFFU,
+	0x03FFFFFFU,
+	0x01FF0F03U,
+	0x07000001U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x3FFFFFFFU,
+	0x3F3F03FFU,
+	0x3F0F3F3FU,
+	0x0000003FU,
+	0x0707FFFFU,
+	0x1F07FF1FU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x000F07FFU,
+	0xFF3F07FFU,
+	0x0103FFFFU,
+	0x0000000FU,
+	0x0000010FU
+};
+
+u32 g_lpddr4_address_slice_2_rw_mask[] = {
+	0x000107FFU,
+	0x00000000U,
+	0x0F000000U,
+	0x00000000U,
+	0x01000707U,
+	0x011F7F7FU,
+	0x01000301U,
+	0x07FFFFFFU,
+	0x0000003FU,
+	0x00000000U,
+	0x00000000U,
+	0x07FF07FFU,
+	0x000007FFU,
+	0x00FFFFFFU,
+	0x03FFFFFFU,
+	0x01FF0F03U,
+	0x07000001U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x000FFFFFU,
+	0x3FFFFFFFU,
+	0x3F3F03FFU,
+	0x3F0F3F3FU,
+	0x0000003FU,
+	0x0707FFFFU,
+	0x1F07FF1FU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x001F07FFU,
+	0x000F07FFU,
+	0xFF3F07FFU,
+	0x0103FFFFU,
+	0x0000000FU,
+	0x0000010FU
+};
+
+u32 g_lpddr4_phy_core_rw_mask[] = {
+	0x00000003U,
+	0x1F030101U,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x1F1F1F1FU,
+	0x001F1F1FU,
+	0x011F07FFU,
+	0x07FF0100U,
+	0x000107FFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x0101FF01U,
+	0x0007FF03U,
+	0x070F07FFU,
+	0x01010300U,
+	0x0F010001U,
+	0x010F0F0FU,
+	0x0F0F0F0FU,
+	0x00010101U,
+	0x010FFFFFU,
+	0x00000001U,
+	0x00000000U,
+	0x0000FFFFU,
+	0x00000001U,
+	0x0F0F0F0FU,
+	0x03030303U,
+	0x03030303U,
+	0x03030303U,
+	0x03030303U,
+	0xFFFF1FFFU,
+	0x0000FF01U,
+	0x00000000U,
+	0x00000000U,
+	0x0FFF0FFFU,
+	0x00000000U,
+	0x00000000U,
+	0x0FFF0FFFU,
+	0xFF0F0101U,
+	0x0003FF01U,
+	0x0101FFFFU,
+	0x0003FFFFU,
+	0x0001FFFFU,
+	0x0001FFFFU,
+	0x0003FFFFU,
+	0x0003FFFFU,
+	0x0003FFFFU,
+	0x0003FFFFU,
+	0x0003FFFFU,
+	0x0003FFFFU,
+	0x0003FFFFU,
+	0x1FFF03FFU,
+	0x00001FFFU,
+	0xFFFFFFFFU,
+	0x000007FFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x00000000U,
+	0x7F000000U,
+	0x01FFFFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x0FFFFFFFU,
+	0x000FFFFFU,
+	0x01FFFFFFU,
+	0x3F7FFFFFU,
+	0x3F3F1F3FU,
+	0x1F3F3F1FU,
+	0x001F3F3FU,
+	0x0000FFFFU,
+	0x01FF0F03U,
+	0x00000F7FU,
+	0x00000000U,
+	0x003F0101U,
+	0x01010000U,
+	0x00000001U,
+	0xFFFFFFFFU,
+	0x03071FFFU,
+	0x00030303U,
+	0xFFFFFFFFU,
+	0x03FFFFFFU,
+	0x00FF073FU,
+	0x0707FFFFU,
+	0x00000000U,
+	0x00000000U,
+	0x00000003U,
+	0x0F1F0101U,
+	0x00000000U,
+	0x0003FFFFU,
+	0x0007FFFFU,
+	0x00000001U,
+	0x00011FFFU,
+	0x0F0F0FFFU,
+	0x010103FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x07FF07FFU,
+	0x000007FFU,
+	0x000007FFU,
+	0x000007FFU,
+	0x000007FFU,
+	0x3FFFFFFFU,
+	0x0003FFFFU,
+	0x7FFFFFFFU,
+	0xFFFFFFFFU,
+	0x3FFFFFFFU,
+	0x0FFFFFFFU,
+	0xFFFFFFFFU,
+	0x0007FFFFU,
+	0x3FFFFFFFU,
+	0x0FFFFFFFU,
+	0x3FFFFFFFU,
+	0x0FFFFFFFU,
+	0x3FFFFFFFU,
+	0x0FFFFFFFU,
+	0x3FFFFFFFU,
+	0x0FFFFFFFU,
+	0x3FFFFFFFU,
+	0x0FFFFFFFU,
+	0x7FFFFF07U
+};
diff --git a/drivers/ddr/k3/lpddr4_am6x.c b/drivers/ddr/k3/lpddr4_am6x.c
new file mode 100644
index 0000000000..0704fb8e82
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_am6x.c
@@ -0,0 +1,398 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#include <errno.h>
+#include "cps_drv_lpddr4.h"
+#include "am64/lpddr4_ctl_regs.h"
+#include "lpddr4_if.h"
+#include "lpddr4.h"
+#include "lpddr4_structs_if.h"
+
+static u16 ctlintmap[51][3] = {
+	{ 0,  0,  7  },
+	{ 1,  0,  8  },
+	{ 2,  0,  9  },
+	{ 3,  0,  14 },
+	{ 4,  0,  15 },
+	{ 5,  0,  16 },
+	{ 6,  0,  17 },
+	{ 7,  0,  19 },
+	{ 8,  1,  0  },
+	{ 9,  2,  0  },
+	{ 10, 2,  3  },
+	{ 11, 3,  0  },
+	{ 12, 4,  0  },
+	{ 13, 5,  11 },
+	{ 14, 5,  12 },
+	{ 15, 5,  13 },
+	{ 16, 5,  14 },
+	{ 17, 5,  15 },
+	{ 18, 6,  0  },
+	{ 19, 6,  1  },
+	{ 20, 6,  2  },
+	{ 21, 6,  6  },
+	{ 22, 6,  7  },
+	{ 23, 7,  3  },
+	{ 24, 7,  4  },
+	{ 25, 7,  5  },
+	{ 26, 7,  6  },
+	{ 27, 7,  7  },
+	{ 28, 8,  0  },
+	{ 29, 9,  0  },
+	{ 30, 10, 0  },
+	{ 31, 10, 1  },
+	{ 32, 10, 2  },
+	{ 33, 10, 3  },
+	{ 34, 10, 4  },
+	{ 35, 10, 5  },
+	{ 36, 11, 0  },
+	{ 37, 12, 0  },
+	{ 38, 12, 1  },
+	{ 39, 12, 2  },
+	{ 40, 12, 3  },
+	{ 41, 12, 4  },
+	{ 42, 12, 5  },
+	{ 43, 13, 0  },
+	{ 44, 13, 1  },
+	{ 45, 13, 3  },
+	{ 46, 14, 0  },
+	{ 47, 14, 2  },
+	{ 48, 14, 3  },
+	{ 49, 15, 2  },
+	{ 50, 16, 0  },
+};
+
+static void lpddr4_checkctlinterrupt_4(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr, u32 *ctlgrpirqstatus, u32 *ctlmasterintflag);
+static void lpddr4_checkctlinterrupt_3(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr, u32 *ctlgrpirqstatus, u32 *ctlmasterintflag);
+static void lpddr4_checkctlinterrupt_2(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr, u32 *ctlgrpirqstatus, u32 *ctlmasterintflag);
+static void lpddr4_ackctlinterrupt_4(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr);
+static void lpddr4_ackctlinterrupt_3(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr);
+static void lpddr4_ackctlinterrupt_2(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr);
+
+u32 lpddr4_enablepiinitiator(const lpddr4_privatedata *pd)
+{
+	u32 result = 0U;
+	u32 regval = 0U;
+
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+
+	regval = CPS_FLD_SET(LPDDR4__PI_NORMAL_LVL_SEQ__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__PI_NORMAL_LVL_SEQ__REG)));
+	CPS_REG_WRITE((&(ctlregbase->LPDDR4__PI_NORMAL_LVL_SEQ__REG)), regval);
+	regval = CPS_FLD_SET(LPDDR4__PI_INIT_LVL_EN__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__PI_INIT_LVL_EN__REG)));
+	CPS_REG_WRITE((&(ctlregbase->LPDDR4__PI_INIT_LVL_EN__REG)), regval);
+
+	return result;
+}
+
+u32 lpddr4_getctlinterruptmask(const lpddr4_privatedata *pd, u64 *mask)
+{
+	u32 result = 0U;
+
+	result = lpddr4_getctlinterruptmasksf(pd, mask);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		*mask = (u64)(CPS_FLD_READ(LPDDR4__INT_MASK_MASTER__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_MASK_MASTER__REG))));
+	}
+	return result;
+}
+
+u32 lpddr4_setctlinterruptmask(const lpddr4_privatedata *pd, const u64 *mask)
+{
+	u32 result;
+	u32 regval = 0;
+	const u64 ui64one = 1ULL;
+	const u32 ui32irqcount = (u32)32U;
+
+	result = lpddr4_setctlinterruptmasksf(pd, mask);
+	if ((result == (u32)0) && (ui32irqcount < 64U)) {
+		if (*mask >= (ui64one << ui32irqcount))
+			result = (u32)EINVAL;
+	}
+
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		regval = CPS_FLD_WRITE(LPDDR4__INT_MASK_MASTER__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_MASK_MASTER__REG)), *mask);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_MASK_MASTER__REG), regval);
+	}
+	return result;
+}
+
+static void lpddr4_checkctlinterrupt_4(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr,
+				       u32 *ctlgrpirqstatus, u32 *ctlmasterintflag)
+{
+	if ((intr >= LPDDR4_INTR_INIT_MEM_RESET_DONE) && (intr <= LPDDR4_INTR_INIT_POWER_ON_STATE))
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_INIT__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_INIT__REG)));
+	else if ((intr >= LPDDR4_INTR_MRR_ERROR) && (intr <= LPDDR4_INTR_MR_WRITE_DONE))
+		*ctlgrpirqstatus = CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_MODE__REG));
+	else if (intr == LPDDR4_INTR_BIST_DONE)
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_BIST__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_BIST__REG)));
+	else if (intr == LPDDR4_INTR_PARITY_ERROR)
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_PARITY__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_PARITY__REG)));
+	else
+		*ctlmasterintflag = (u32)1U;
+}
+
+static void lpddr4_checkctlinterrupt_3(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr,
+				       u32 *ctlgrpirqstatus, u32 *ctlmasterintflag)
+{
+	if ((intr >= LPDDR4_INTR_FREQ_DFS_REQ_HW_IGNORE) && (intr <= LPDDR4_INTR_FREQ_DFS_SW_DONE))
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_FREQ__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_FREQ__REG)));
+	else if ((intr >= LPDDR4_INTR_LP_DONE) && (intr <= LPDDR4_INTR_LP_TIMEOUT))
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_LOWPOWER__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_LOWPOWER__REG)));
+	else
+		lpddr4_checkctlinterrupt_4(ctlregbase, intr, ctlgrpirqstatus, ctlmasterintflag);
+}
+
+static void lpddr4_checkctlinterrupt_2(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr,
+				       u32 *ctlgrpirqstatus, u32 *ctlmasterintflag)
+{
+	if (intr <= LPDDR4_INTR_TIMEOUT_AUTO_REFRESH_MAX)
+		*ctlgrpirqstatus = CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_TIMEOUT__REG));
+	else if ((intr >= LPDDR4_INTR_TRAINING_ZQ_STATUS) && (intr <= LPDDR4_INTR_TRAINING_DQS_OSC_VAR_OUT))
+		*ctlgrpirqstatus = CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_TRAINING__REG));
+	else if ((intr >= LPDDR4_INTR_USERIF_OUTSIDE_MEM_ACCESS) && (intr <= LPDDR4_INTR_USERIF_INVAL_SETTING))
+		*ctlgrpirqstatus = CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_USERIF__REG));
+	else if ((intr >= LPDDR4_INTR_MISC_MRR_TRAFFIC) && (intr <= LPDDR4_INTR_MISC_REFRESH_STATUS))
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_MISC__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_MISC__REG)));
+	else if ((intr >= LPDDR4_INTR_DFI_UPDATE_ERROR) && (intr <= LPDDR4_INTR_DFI_TIMEOUT))
+		*ctlgrpirqstatus = CPS_FLD_READ(LPDDR4__INT_STATUS_DFI__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_DFI__REG)));
+	else
+		lpddr4_checkctlinterrupt_3(ctlregbase, intr, ctlgrpirqstatus, ctlmasterintflag);
+}
+
+u32 lpddr4_checkctlinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt intr, bool *irqstatus)
+{
+	u32 result;
+	u32 ctlmasterirqstatus = 0U;
+	u32 ctlgrpirqstatus = 0U;
+	u32 ctlmasterintflag = 0U;
+
+	result = LPDDR4_INTR_CheckCtlIntSF(pd, intr, irqstatus);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		ctlmasterirqstatus = (CPS_REG_READ(&(ctlregbase->LPDDR4__INT_STATUS_MASTER__REG)) & (~((u32)1 << 31)));
+
+		lpddr4_checkctlinterrupt_2(ctlregbase, intr, &ctlgrpirqstatus, &ctlmasterintflag);
+
+		if ((ctlintmap[intr][INT_SHIFT] < WORD_SHIFT) && (ctlintmap[intr][GRP_SHIFT] < WORD_SHIFT)) {
+			if ((((ctlmasterirqstatus >> ctlintmap[intr][GRP_SHIFT]) & LPDDR4_BIT_MASK) > 0U) &&
+			    (((ctlgrpirqstatus >> ctlintmap[intr][INT_SHIFT]) & LPDDR4_BIT_MASK) > 0U) &&
+			    (ctlmasterintflag == (u32)0))
+				*irqstatus = true;
+			else if ((((ctlmasterirqstatus >> ctlintmap[intr][GRP_SHIFT]) & LPDDR4_BIT_MASK) > 0U) &&
+				 (ctlmasterintflag == (u32)1U))
+				*irqstatus = true;
+			else
+				*irqstatus = false;
+		}
+	}
+	return result;
+}
+
+static void lpddr4_ackctlinterrupt_4(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr)
+{
+	u32 regval = 0;
+
+	if ((intr >= LPDDR4_INTR_MRR_ERROR) && (intr <= LPDDR4_INTR_MR_WRITE_DONE) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_MODE__REG), (u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]);
+	} else if ((intr == LPDDR4_INTR_BIST_DONE) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		regval = CPS_FLD_WRITE(LPDDR4__INT_ACK_BIST__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_ACK_BIST__REG)),
+				       (u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_BIST__REG), regval);
+	} else if ((intr == LPDDR4_INTR_PARITY_ERROR) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		regval = CPS_FLD_WRITE(LPDDR4__INT_ACK_PARITY__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_ACK_PARITY__REG)),
+				       (u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_PARITY__REG), regval);
+	} else {
+	}
+}
+
+static void lpddr4_ackctlinterrupt_3(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr)
+{
+	u32 regval = 0;
+
+	if ((intr >= LPDDR4_INTR_LP_DONE) && (intr <= LPDDR4_INTR_LP_TIMEOUT) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		regval = CPS_FLD_WRITE(LPDDR4__INT_ACK_LOWPOWER__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_ACK_LOWPOWER__REG)),
+				       (u32)((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_LOWPOWER__REG), regval);
+	} else if ((intr >= LPDDR4_INTR_INIT_MEM_RESET_DONE) && (intr <= LPDDR4_INTR_INIT_POWER_ON_STATE) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		regval = CPS_FLD_WRITE(LPDDR4__INT_ACK_INIT__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_ACK_INIT__REG)),
+				       (u32)((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_INIT__REG), regval);
+	} else {
+		lpddr4_ackctlinterrupt_4(ctlregbase, intr);
+	}
+}
+
+static void  lpddr4_ackctlinterrupt_2(lpddr4_ctlregs *ctlregbase, lpddr4_intr_ctlinterrupt intr)
+{
+	u32 regval = 0;
+
+	if ((intr >= LPDDR4_INTR_DFI_UPDATE_ERROR) && (intr <= LPDDR4_INTR_DFI_TIMEOUT) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_DFI__REG), (u32)((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+	} else if ((intr >= LPDDR4_INTR_FREQ_DFS_REQ_HW_IGNORE) && (intr <= LPDDR4_INTR_FREQ_DFS_SW_DONE) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		regval = CPS_FLD_WRITE(LPDDR4__INT_ACK_FREQ__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__INT_ACK_FREQ__REG)),
+				       (u32)((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_FREQ__REG), regval);
+	} else {
+		lpddr4_ackctlinterrupt_3(ctlregbase, intr);
+	}
+}
+
+u32 lpddr4_ackctlinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt intr)
+{
+	u32 result;
+
+	result = LPDDR4_INTR_AckCtlIntSF(pd, intr);
+	if ((result == (u32)0) && ((u32)ctlintmap[intr][INT_SHIFT] < WORD_SHIFT)) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		if (intr <= LPDDR4_INTR_TIMEOUT_AUTO_REFRESH_MAX)
+			CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_TIMEOUT__REG), ((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		else if ((intr >= LPDDR4_INTR_TRAINING_ZQ_STATUS) && (intr <= LPDDR4_INTR_TRAINING_DQS_OSC_VAR_OUT))
+			CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_TRAINING__REG), ((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		else if ((intr >= LPDDR4_INTR_USERIF_OUTSIDE_MEM_ACCESS) && (intr <= LPDDR4_INTR_USERIF_INVAL_SETTING))
+			CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_USERIF__REG), ((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		else if ((intr >= LPDDR4_INTR_MISC_MRR_TRAFFIC) && (intr <= LPDDR4_INTR_MISC_REFRESH_STATUS))
+			CPS_REG_WRITE(&(ctlregbase->LPDDR4__INT_ACK_MISC__REG), ((u32)LPDDR4_BIT_MASK << (u32)ctlintmap[intr][INT_SHIFT]));
+		else
+			lpddr4_ackctlinterrupt_2(ctlregbase, intr);
+	}
+
+	return result;
+}
+
+void lpddr4_checkwrlvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr)
+{
+	u32 regval;
+	u32 errbitmask = 0U;
+	u32 snum;
+	volatile u32 *regaddress;
+
+	regaddress = (volatile u32 *)(&(ctlregbase->LPDDR4__PHY_WRLVL_STATUS_OBS_0__REG));
+	errbitmask = ((u32)LPDDR4_BIT_MASK << (u32)12U);
+	for (snum = 0U; snum < DSLICE_NUM; snum++) {
+		regval = CPS_REG_READ(regaddress);
+		if ((regval & errbitmask) != 0U) {
+			debuginfo->wrlvlerror = CDN_TRUE;
+			*errfoundptr = true;
+		}
+		regaddress = lpddr4_addoffset(regaddress, (u32)SLICE_WIDTH);
+	}
+}
+
+u32 lpddr4_getdebuginitinfo(const lpddr4_privatedata *pd, lpddr4_debuginfo *debuginfo)
+{
+	u32 result = 0U;
+	bool errorfound = false;
+
+	result = lpddr4_getdebuginitinfosf(pd, debuginfo);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		lpddr4_seterrors(ctlregbase, debuginfo, (u8 *)&errorfound);
+		lpddr4_setsettings(ctlregbase, errorfound);
+		errorfound = (bool)lpddr4_checklvlerrors(pd, debuginfo, errorfound);
+	}
+
+	if (errorfound == (bool)true)
+		result = (u32)EPROTO;
+
+	return result;
+}
+
+u32 lpddr4_getreducmode(const lpddr4_privatedata *pd, lpddr4_reducmode *mode)
+{
+	u32 result = 0U;
+
+	result = lpddr4_getreducmodesf(pd, mode);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		if (CPS_FLD_READ(LPDDR4__MEM_DP_REDUCTION__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__MEM_DP_REDUCTION__REG))) == 0U)
+			*mode = LPDDR4_REDUC_ON;
+		else
+			*mode = LPDDR4_REDUC_OFF;
+	}
+	return result;
+}
+
+u32 lpddr4_setreducmode(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode)
+{
+	u32 result = 0U;
+	u32 regval = 0U;
+
+	result = lpddr4_setreducmodesf(pd, mode);
+	if (result == (u32)0) {
+		lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+		regval = (u32)CPS_FLD_WRITE(LPDDR4__MEM_DP_REDUCTION__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__MEM_DP_REDUCTION__REG)), *mode);
+		CPS_REG_WRITE(&(ctlregbase->LPDDR4__MEM_DP_REDUCTION__REG), regval);
+	}
+	return result;
+}
+
+u32 lpddr4_checkmmrreaderror(const lpddr4_privatedata *pd, u64 *mmrvalue, u8 *mrrstatus)
+{
+	u32 lowerdata;
+	lpddr4_ctlregs *ctlregbase = (lpddr4_ctlregs *)pd->ctlbase;
+	u32 result = (u32)0;
+
+	if (lpddr4_pollctlirq(pd, LPDDR4_INTR_MRR_ERROR, 100) == 0U) {
+		*mrrstatus = (u8)CPS_FLD_READ(LPDDR4__MRR_ERROR_STATUS__FLD, CPS_REG_READ(&(ctlregbase->LPDDR4__MRR_ERROR_STATUS__REG)));
+		*mmrvalue = (u64)0;
+		result = (u32)EIO;
+	} else {
+		*mrrstatus = (u8)0;
+#ifdef CONFIG_K3_AM64_DDRSS
+		lowerdata = CPS_REG_READ(&(ctlregbase->LPDDR4__PERIPHERAL_MRR_DATA__REG));
+#else
+		lowerdata = CPS_REG_READ(&(ctlregbase->LPDDR4__PERIPHERAL_MRR_DATA_0__REG));
+		*mmrvalue = CPS_REG_READ(&(ctlregbase->LPDDR4__PERIPHERAL_MRR_DATA_1__REG));
+#endif
+		*mmrvalue = (u64)((*mmrvalue << WORD_SHIFT) | lowerdata);
+		result = lpddr4_ackctlinterrupt(pd, LPDDR4_INTR_MR_READ_DONE);
+	}
+	return result;
+}
+
+u32 lpddr4_getdslicemask(u32 dslicenum, u32 arrayoffset)
+{
+	u32 rwmask = 0U;
+
+	switch (dslicenum) {
+	case 0:
+		if (arrayoffset < DSLICE0_REG_COUNT)
+			rwmask = g_lpddr4_data_slice_0_rw_mask[arrayoffset];
+		break;
+	default:
+		if (arrayoffset < DSLICE1_REG_COUNT)
+			rwmask = g_lpddr4_data_slice_1_rw_mask[arrayoffset];
+		break;
+	}
+	return rwmask;
+}
+
+u32 lpddr4_geteccenable(const lpddr4_privatedata *pd, lpddr4_eccenable *eccparam)
+{
+	u32 result = 0U;
+
+	result = lpddr4_geteccenablesf(pd, eccparam);
+	if (result == (u32)0) {
+		*eccparam = LPDDR4_ECC_DISABLED;
+		result = (u32)EOPNOTSUPP;
+	}
+
+	return result;
+}
+u32 lpddr4_seteccenable(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam)
+{
+	u32 result = 0U;
+
+	result = lpddr4_seteccenablesf(pd, eccparam);
+	if (result == (u32)0)
+		result = (u32)EOPNOTSUPP;
+
+	return result;
+}
diff --git a/drivers/ddr/k3/lpddr4_am6x.h b/drivers/ddr/k3/lpddr4_am6x.h
new file mode 100644
index 0000000000..4c42d9d98e
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_am6x.h
@@ -0,0 +1,41 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_AM6X_H
+#define LPDDR4_AM6X_H
+
+#include "am64/lpddr4_am64_ctl_regs_rw_masks.h"
+
+#ifdef CONFIG_K3_AM64_DDRSS
+#define DSLICE_NUM (2U)
+#define ASLICE_NUM (2U)
+#define DSLICE0_REG_COUNT  (126U)
+#define DSLICE1_REG_COUNT  (126U)
+#define ASLICE0_REG_COUNT  (42U)
+#define ASLICE1_REG_COUNT  (42U)
+#define ASLICE2_REG_COUNT  (42U)
+#define PHY_CORE_REG_COUNT (126U)
+
+#elif CONFIG_K3_AM62A_DDRSS
+#define DSLICE_NUM (4U)
+#define ASLICE_NUM (3U)
+#define DSLICE0_REG_COUNT  (136U)
+#define DSLICE1_REG_COUNT  (136U)
+#define DSLICE2_REG_COUNT  (136U)
+#define DSLICE3_REG_COUNT  (136U)
+#define ASLICE0_REG_COUNT  (48U)
+#define ASLICE1_REG_COUNT  (48U)
+#define ASLICE2_REG_COUNT  (48U)
+#define PHY_CORE_REG_COUNT (132U)
+
+#endif
+
+#define GRP_SHIFT 1
+#define INT_SHIFT 2
+
+#endif /* LPDDR4_AM6X_H */
diff --git a/drivers/ddr/k3/lpddr4_am6x_sanity.h b/drivers/ddr/k3/lpddr4_am6x_sanity.h
new file mode 100644
index 0000000000..18762cbb28
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_am6x_sanity.h
@@ -0,0 +1,253 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_AM6X_SANITY_H
+#define LPDDR4_AM6X_SANITY_H
+
+#include <errno.h>
+#include <linux/types.h>
+#include <lpddr4_if.h>
+#include <lpddr4_if.h>
+#include <lpddr4_if.h>
+#include <lpddr4_if.h>
+
+static inline u32 lpddr4_intr_sanityfunction1(const lpddr4_privatedata *pd, const lpddr4_intr_ctlinterrupt intr, const bool *irqstatus);
+static inline u32 lpddr4_intr_sanityfunction2(const lpddr4_privatedata *pd, const lpddr4_intr_ctlinterrupt intr);
+static inline u32 lpddr4_intr_sanityfunction3(const lpddr4_privatedata *pd, const lpddr4_intr_phyindepinterrupt intr, const bool *irqstatus);
+static inline u32 lpddr4_intr_sanityfunction4(const lpddr4_privatedata *pd, const lpddr4_intr_phyindepinterrupt intr);
+
+#define LPDDR4_INTR_CheckCtlIntSF lpddr4_intr_sanityfunction1
+#define LPDDR4_INTR_AckCtlIntSF lpddr4_intr_sanityfunction2
+#define LPDDR4_INTR_CheckPhyIndepIntSF lpddr4_intr_sanityfunction3
+#define LPDDR4_INTR_AckPhyIndepIntSF lpddr4_intr_sanityfunction4
+
+static inline u32 lpddr4_intr_sanityfunction1(const lpddr4_privatedata *pd, const lpddr4_intr_ctlinterrupt intr, const bool *irqstatus)
+{
+	u32 ret = 0;
+
+	if (pd == NULL) {
+		ret = EINVAL;
+	} else if (irqstatus == NULL) {
+		ret = EINVAL;
+	} else if (
+		(intr != LPDDR4_INTR_TIMEOUT_ZQ_CAL_INIT) &&
+		(intr != LPDDR4_INTR_TIMEOUT_ZQ_CALLATCH) &&
+		(intr != LPDDR4_INTR_TIMEOUT_ZQ_CALSTART) &&
+		(intr != LPDDR4_INTR_TIMEOUT_MRR_TEMP) &&
+		(intr != LPDDR4_INTR_TIMEOUT_DQS_OSC_REQ) &&
+		(intr != LPDDR4_INTR_TIMEOUT_DFI_UPDATE) &&
+		(intr != LPDDR4_INTR_TIMEOUT_LP_WAKEUP) &&
+		(intr != LPDDR4_INTR_TIMEOUT_AUTO_REFRESH_MAX) &&
+		(intr != LPDDR4_INTR_ECC_ERROR) &&
+		(intr != LPDDR4_INTR_LP_DONE) &&
+		(intr != LPDDR4_INTR_LP_TIMEOUT) &&
+		(intr != LPDDR4_INTR_PORT_TIMEOUT) &&
+		(intr != LPDDR4_INTR_RFIFO_TIMEOUT) &&
+		(intr != LPDDR4_INTR_TRAINING_ZQ_STATUS) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_DONE) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_UPDATE_DONE) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_OVERFLOW) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_VAR_OUT) &&
+		(intr != LPDDR4_INTR_USERIF_OUTSIDE_MEM_ACCESS) &&
+		(intr != LPDDR4_INTR_USERIF_MULTI_OUTSIDE_MEM_ACCESS) &&
+		(intr != LPDDR4_INTR_USERIF_PORT_CMD_ERROR) &&
+		(intr != LPDDR4_INTR_USERIF_WRAP) &&
+		(intr != LPDDR4_INTR_USERIF_INVAL_SETTING) &&
+		(intr != LPDDR4_INTR_MISC_MRR_TRAFFIC) &&
+		(intr != LPDDR4_INTR_MISC_SW_REQ_MODE) &&
+		(intr != LPDDR4_INTR_MISC_CHANGE_TEMP_REFRESH) &&
+		(intr != LPDDR4_INTR_MISC_TEMP_ALERT) &&
+		(intr != LPDDR4_INTR_MISC_REFRESH_STATUS) &&
+		(intr != LPDDR4_INTR_BIST_DONE) &&
+		(intr != LPDDR4_INTR_CRC) &&
+		(intr != LPDDR4_INTR_DFI_UPDATE_ERROR) &&
+		(intr != LPDDR4_INTR_DFI_PHY_ERROR) &&
+		(intr != LPDDR4_INTR_DFI_BUS_ERROR) &&
+		(intr != LPDDR4_INTR_DFI_STATE_CHANGE) &&
+		(intr != LPDDR4_INTR_DFI_DLL_SYNC_DONE) &&
+		(intr != LPDDR4_INTR_DFI_TIMEOUT) &&
+		(intr != LPDDR4_INTR_DIMM) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_REQ_HW_IGNORE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_HW_TERMINATE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_HW_DONE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_REQ_SW_IGNORE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_SW_TERMINATE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_SW_DONE) &&
+		(intr != LPDDR4_INTR_INIT_MEM_RESET_DONE) &&
+		(intr != LPDDR4_INTR_MC_INIT_DONE) &&
+		(intr != LPDDR4_INTR_INIT_POWER_ON_STATE) &&
+		(intr != LPDDR4_INTR_MRR_ERROR) &&
+		(intr != LPDDR4_INTR_MR_READ_DONE) &&
+		(intr != LPDDR4_INTR_MR_WRITE_DONE) &&
+		(intr != LPDDR4_INTR_PARITY_ERROR) &&
+		(intr != LPDDR4_INTR_LOR_BITS)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_intr_sanityfunction2(const lpddr4_privatedata *pd, const lpddr4_intr_ctlinterrupt intr)
+{
+	u32 ret = 0;
+
+	if (pd == NULL) {
+		ret = EINVAL;
+	} else if (
+		(intr != LPDDR4_INTR_TIMEOUT_ZQ_CAL_INIT) &&
+		(intr != LPDDR4_INTR_TIMEOUT_ZQ_CALLATCH) &&
+		(intr != LPDDR4_INTR_TIMEOUT_ZQ_CALSTART) &&
+		(intr != LPDDR4_INTR_TIMEOUT_MRR_TEMP) &&
+		(intr != LPDDR4_INTR_TIMEOUT_DQS_OSC_REQ) &&
+		(intr != LPDDR4_INTR_TIMEOUT_DFI_UPDATE) &&
+		(intr != LPDDR4_INTR_TIMEOUT_LP_WAKEUP) &&
+		(intr != LPDDR4_INTR_TIMEOUT_AUTO_REFRESH_MAX) &&
+		(intr != LPDDR4_INTR_ECC_ERROR) &&
+		(intr != LPDDR4_INTR_LP_DONE) &&
+		(intr != LPDDR4_INTR_LP_TIMEOUT) &&
+		(intr != LPDDR4_INTR_PORT_TIMEOUT) &&
+		(intr != LPDDR4_INTR_RFIFO_TIMEOUT) &&
+		(intr != LPDDR4_INTR_TRAINING_ZQ_STATUS) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_DONE) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_UPDATE_DONE) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_OVERFLOW) &&
+		(intr != LPDDR4_INTR_TRAINING_DQS_OSC_VAR_OUT) &&
+		(intr != LPDDR4_INTR_USERIF_OUTSIDE_MEM_ACCESS) &&
+		(intr != LPDDR4_INTR_USERIF_MULTI_OUTSIDE_MEM_ACCESS) &&
+		(intr != LPDDR4_INTR_USERIF_PORT_CMD_ERROR) &&
+		(intr != LPDDR4_INTR_USERIF_WRAP) &&
+		(intr != LPDDR4_INTR_USERIF_INVAL_SETTING) &&
+		(intr != LPDDR4_INTR_MISC_MRR_TRAFFIC) &&
+		(intr != LPDDR4_INTR_MISC_SW_REQ_MODE) &&
+		(intr != LPDDR4_INTR_MISC_CHANGE_TEMP_REFRESH) &&
+		(intr != LPDDR4_INTR_MISC_TEMP_ALERT) &&
+		(intr != LPDDR4_INTR_MISC_REFRESH_STATUS) &&
+		(intr != LPDDR4_INTR_BIST_DONE) &&
+		(intr != LPDDR4_INTR_CRC) &&
+		(intr != LPDDR4_INTR_DFI_UPDATE_ERROR) &&
+		(intr != LPDDR4_INTR_DFI_PHY_ERROR) &&
+		(intr != LPDDR4_INTR_DFI_BUS_ERROR) &&
+		(intr != LPDDR4_INTR_DFI_STATE_CHANGE) &&
+		(intr != LPDDR4_INTR_DFI_DLL_SYNC_DONE) &&
+		(intr != LPDDR4_INTR_DFI_TIMEOUT) &&
+		(intr != LPDDR4_INTR_DIMM) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_REQ_HW_IGNORE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_HW_TERMINATE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_HW_DONE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_REQ_SW_IGNORE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_SW_TERMINATE) &&
+		(intr != LPDDR4_INTR_FREQ_DFS_SW_DONE) &&
+		(intr != LPDDR4_INTR_INIT_MEM_RESET_DONE) &&
+		(intr != LPDDR4_INTR_MC_INIT_DONE) &&
+		(intr != LPDDR4_INTR_INIT_POWER_ON_STATE) &&
+		(intr != LPDDR4_INTR_MRR_ERROR) &&
+		(intr != LPDDR4_INTR_MR_READ_DONE) &&
+		(intr != LPDDR4_INTR_MR_WRITE_DONE) &&
+		(intr != LPDDR4_INTR_PARITY_ERROR) &&
+		(intr != LPDDR4_INTR_LOR_BITS)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_intr_sanityfunction3(const lpddr4_privatedata *pd, const lpddr4_intr_phyindepinterrupt intr, const bool *irqstatus)
+{
+	u32 ret = 0;
+
+	if (pd == NULL) {
+		ret = EINVAL;
+	} else if (irqstatus == NULL) {
+		ret = EINVAL;
+	} else if (
+		(intr != LPDDR4_INTR_PHY_INDEP_INIT_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CA_PARITY_ERR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_G_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRLVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CALVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WDQLVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_UPDATE_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_GATE_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRLVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CALVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WDQLVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_LVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_BIST_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_TDFI_INIT_TIME_OUT_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_DLL_LOCK_STATE_CHANGE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_MEM_RST_VALID_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_ZQ_STATUS_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_PERIPHERAL_MRR_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRITE_NODEREG_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_FREQ_CHANGE_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_G_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRLVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CALVL_DONE__BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WDQLVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_VREF_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_ANY_VALID_BIT)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_intr_sanityfunction4(const lpddr4_privatedata *pd, const lpddr4_intr_phyindepinterrupt intr)
+{
+	u32 ret = 0;
+
+	if (pd == NULL) {
+		ret = EINVAL;
+	} else if (
+		(intr != LPDDR4_INTR_PHY_INDEP_INIT_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CA_PARITY_ERR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_G_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRLVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CALVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WDQLVL_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_UPDATE_ERROR_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_GATE_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRLVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CALVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WDQLVL_REQ_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_LVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_BIST_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_TDFI_INIT_TIME_OUT_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_DLL_LOCK_STATE_CHANGE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_MEM_RST_VALID_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_ZQ_STATUS_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_PERIPHERAL_MRR_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRITE_NODEREG_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_FREQ_CHANGE_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_G_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_RDLVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WRLVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_CALVL_DONE__BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_WDQLVL_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_VREF_DONE_BIT) &&
+		(intr != LPDDR4_INTR_PHY_INDEP_ANY_VALID_BIT)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+#endif  /* LPDDR4_AM6X_SANITY_H */
diff --git a/drivers/ddr/k3/lpddr4_if.h b/drivers/ddr/k3/lpddr4_if.h
new file mode 100644
index 0000000000..3ff95cef56
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_if.h
@@ -0,0 +1,142 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_IF_H
+#define LPDDR4_IF_H
+
+#include <linux/types.h>
+#include <am64/lpddr4_am64_if.h>
+
+typedef struct lpddr4_config_s lpddr4_config;
+typedef struct lpddr4_privatedata_s lpddr4_privatedata;
+typedef struct lpddr4_debuginfo_s lpddr4_debuginfo;
+typedef struct lpddr4_fspmoderegs_s lpddr4_fspmoderegs;
+
+typedef enum {
+	LPDDR4_CTL_REGS		= 0U,
+	LPDDR4_PHY_REGS		= 1U,
+	LPDDR4_PHY_INDEP_REGS	= 2U
+} lpddr4_regblock;
+
+typedef enum {
+	LPDDR4_DRV_NONE			= 0U,
+	LPDDR4_DRV_SOC_PLL_UPDATE	= 1U
+} lpddr4_infotype;
+
+typedef enum {
+	LPDDR4_LPI_PD_WAKEUP_FN				= 0U,
+	LPDDR4_LPI_SR_SHORT_WAKEUP_FN			= 1U,
+	LPDDR4_LPI_SR_LONG_WAKEUP_FN			= 2U,
+	LPDDR4_LPI_SR_LONG_MCCLK_GATE_WAKEUP_FN		= 3U,
+	LPDDR4_LPI_SRPD_SHORT_WAKEUP_FN			= 4U,
+	LPDDR4_LPI_SRPD_LONG_WAKEUP_FN			= 5U,
+	LPDDR4_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_FN	= 6U
+} lpddr4_lpiwakeupparam;
+
+typedef enum {
+	LPDDR4_REDUC_ON		= 0U,
+	LPDDR4_REDUC_OFF	= 1U
+} lpddr4_reducmode;
+
+typedef enum {
+	LPDDR4_ECC_DISABLED		= 0U,
+	LPDDR4_ECC_ENABLED		= 1U,
+	LPDDR4_ECC_ERR_DETECT		= 2U,
+	LPDDR4_ECC_ERR_DETECT_CORRECT	= 3U
+} lpddr4_eccenable;
+
+typedef enum {
+	LPDDR4_DBI_RD_ON	= 0U,
+	LPDDR4_DBI_RD_OFF	= 1U,
+	LPDDR4_DBI_WR_ON	= 2U,
+	LPDDR4_DBI_WR_OFF	= 3U
+} lpddr4_dbimode;
+
+typedef enum {
+	LPDDR4_FSP_0	= 0U,
+	LPDDR4_FSP_1	= 1U,
+	LPDDR4_FSP_2	= 2U
+} lpddr4_ctlfspnum;
+
+typedef void (*lpddr4_infocallback)(const lpddr4_privatedata *pd, lpddr4_infotype infotype);
+
+typedef void (*lpddr4_ctlcallback)(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt ctlinterrupt, u8 chipselect);
+
+typedef void (*lpddr4_phyindepcallback)(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt phyindepinterrupt, u8 chipselect);
+
+u32 lpddr4_probe(const lpddr4_config *config, u16 *configsize);
+
+u32 lpddr4_init(lpddr4_privatedata *pd, const lpddr4_config *cfg);
+
+u32 lpddr4_start(const lpddr4_privatedata *pd);
+
+u32 lpddr4_readreg(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regoffset, u32 *regvalue);
+
+u32 lpddr4_writereg(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regoffset, u32 regvalue);
+
+u32 lpddr4_getmmrregister(const lpddr4_privatedata *pd, u32 readmoderegval, u64 *mmrvalue, u8 *mmrstatus);
+
+u32 lpddr4_setmmrregister(const lpddr4_privatedata *pd, u32 writemoderegval, u8 *mrwstatus);
+
+u32 lpddr4_writectlconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount);
+
+u32 lpddr4_writephyconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount);
+
+u32 lpddr4_writephyindepconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount);
+
+u32 lpddr4_readctlconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount);
+
+u32 lpddr4_readphyconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount);
+
+u32 lpddr4_readphyindepconfig(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount);
+
+u32 lpddr4_getctlinterruptmask(const lpddr4_privatedata *pd, u64 *mask);
+
+u32 lpddr4_setctlinterruptmask(const lpddr4_privatedata *pd, const u64 *mask);
+
+u32 lpddr4_checkctlinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt intr, bool *irqstatus);
+
+u32 lpddr4_ackctlinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt intr);
+
+u32 lpddr4_getphyindepinterruptmask(const lpddr4_privatedata *pd, u32 *mask);
+
+u32 lpddr4_setphyindepinterruptmask(const lpddr4_privatedata *pd, const u32 *mask);
+
+u32 lpddr4_checkphyindepinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt intr, bool *irqstatus);
+
+u32 lpddr4_ackphyindepinterrupt(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt intr);
+
+u32 lpddr4_getdebuginitinfo(const lpddr4_privatedata *pd, lpddr4_debuginfo *debuginfo);
+
+u32 lpddr4_getlpiwakeuptime(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, u32 *cycles);
+
+u32 lpddr4_setlpiwakeuptime(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles);
+
+u32 lpddr4_geteccenable(const lpddr4_privatedata *pd, lpddr4_eccenable *eccparam);
+
+u32 lpddr4_seteccenable(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam);
+
+u32 lpddr4_getreducmode(const lpddr4_privatedata *pd, lpddr4_reducmode *mode);
+
+u32 lpddr4_setreducmode(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode);
+
+u32 lpddr4_getdbireadmode(const lpddr4_privatedata *pd, bool *on_off);
+
+u32 lpddr4_getdbiwritemode(const lpddr4_privatedata *pd, bool *on_off);
+
+u32 lpddr4_setdbimode(const lpddr4_privatedata *pd, const lpddr4_dbimode *mode);
+
+u32 lpddr4_getrefreshrate(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, u32 *tref, u32 *tras_max);
+
+u32 lpddr4_setrefreshrate(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref, const u32 *tras_max);
+
+u32 lpddr4_refreshperchipselect(const lpddr4_privatedata *pd, const u32 trefinterval);
+
+u32 lpddr4_deferredregverify(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regvalues[], u16 regnum[], u16 regcount);
+
+#endif  /* LPDDR4_IF_H */
diff --git a/drivers/ddr/k3/lpddr4_obj_if.c b/drivers/ddr/k3/lpddr4_obj_if.c
new file mode 100644
index 0000000000..63b259c33d
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_obj_if.c
@@ -0,0 +1,52 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#include "lpddr4_obj_if.h"
+
+lpddr4_obj *lpddr4_getinstance(void)
+{
+	static lpddr4_obj driver = {
+		.probe				= lpddr4_probe,
+		.init				= lpddr4_init,
+		.start				= lpddr4_start,
+		.readreg			= lpddr4_readreg,
+		.writereg			= lpddr4_writereg,
+		.getmmrregister			= lpddr4_getmmrregister,
+		.setmmrregister			= lpddr4_setmmrregister,
+		.writectlconfig			= lpddr4_writectlconfig,
+		.writephyconfig			= lpddr4_writephyconfig,
+		.writephyindepconfig		= lpddr4_writephyindepconfig,
+		.readctlconfig			= lpddr4_readctlconfig,
+		.readphyconfig			= lpddr4_readphyconfig,
+		.readphyindepconfig		= lpddr4_readphyindepconfig,
+		.getctlinterruptmask		= lpddr4_getctlinterruptmask,
+		.setctlinterruptmask		= lpddr4_setctlinterruptmask,
+		.checkctlinterrupt		= lpddr4_checkctlinterrupt,
+		.ackctlinterrupt		= lpddr4_ackctlinterrupt,
+		.getphyindepinterruptmask	= lpddr4_getphyindepinterruptmask,
+		.setphyindepinterruptmask	= lpddr4_setphyindepinterruptmask,
+		.checkphyindepinterrupt		= lpddr4_checkphyindepinterrupt,
+		.ackphyindepinterrupt		= lpddr4_ackphyindepinterrupt,
+		.getdebuginitinfo		= lpddr4_getdebuginitinfo,
+		.getlpiwakeuptime		= lpddr4_getlpiwakeuptime,
+		.setlpiwakeuptime		= lpddr4_setlpiwakeuptime,
+		.geteccenable			= lpddr4_geteccenable,
+		.seteccenable			= lpddr4_seteccenable,
+		.getreducmode			= lpddr4_getreducmode,
+		.setreducmode			= lpddr4_setreducmode,
+		.getdbireadmode			= lpddr4_getdbireadmode,
+		.getdbiwritemode		= lpddr4_getdbiwritemode,
+		.setdbimode			= lpddr4_setdbimode,
+		.getrefreshrate			= lpddr4_getrefreshrate,
+		.setrefreshrate			= lpddr4_setrefreshrate,
+		.refreshperchipselect		= lpddr4_refreshperchipselect,
+		.deferredregverify		= lpddr4_deferredregverify,
+	};
+
+	return &driver;
+}
diff --git a/drivers/ddr/k3/lpddr4_obj_if.h b/drivers/ddr/k3/lpddr4_obj_if.h
new file mode 100644
index 0000000000..9ee72aa5ee
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_obj_if.h
@@ -0,0 +1,88 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef lpddr4_obj_if_h
+#define lpddr4_obj_if_h
+
+#include "lpddr4_if.h"
+
+typedef struct lpddr4_obj_s {
+	u32 (*probe)(const lpddr4_config *config, u16 *configsize);
+
+	u32 (*init)(lpddr4_privatedata *pd, const lpddr4_config *cfg);
+
+	u32 (*start)(const lpddr4_privatedata *pd);
+
+	u32 (*readreg)(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regoffset, u32 *regvalue);
+
+	u32 (*writereg)(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regoffset, u32 regvalue);
+
+	u32 (*getmmrregister)(const lpddr4_privatedata *pd, u32 readmoderegval, u64 *mmrvalue, u8 *mmrstatus);
+
+	u32 (*setmmrregister)(const lpddr4_privatedata *pd, u32 writemoderegval, u8 *mrwstatus);
+
+	u32 (*writectlconfig)(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount);
+
+	u32 (*writephyconfig)(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount);
+
+	u32 (*writephyindepconfig)(const lpddr4_privatedata *pd, u32 regvalues[], u16 regcount);
+
+	u32 (*readctlconfig)(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount);
+
+	u32 (*readphyconfig)(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount);
+
+	u32 (*readphyindepconfig)(const lpddr4_privatedata *pd, u32 regvalues[], u16 regnum[], u16 regcount);
+
+	u32 (*getctlinterruptmask)(const lpddr4_privatedata *pd, u64 *mask);
+
+	u32 (*setctlinterruptmask)(const lpddr4_privatedata *pd, const u64 *mask);
+
+	u32 (*checkctlinterrupt)(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt intr, bool *irqstatus);
+
+	u32 (*ackctlinterrupt)(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt intr);
+
+	u32 (*getphyindepinterruptmask)(const lpddr4_privatedata *pd, u32 *mask);
+
+	u32 (*setphyindepinterruptmask)(const lpddr4_privatedata *pd, const u32 *mask);
+
+	u32 (*checkphyindepinterrupt)(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt intr, bool *irqstatus);
+
+	u32 (*ackphyindepinterrupt)(const lpddr4_privatedata *pd, lpddr4_intr_phyindepinterrupt intr);
+
+	u32 (*getdebuginitinfo)(const lpddr4_privatedata *pd, lpddr4_debuginfo *debuginfo);
+
+	u32 (*getlpiwakeuptime)(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, u32 *cycles);
+
+	u32 (*setlpiwakeuptime)(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles);
+
+	u32 (*geteccenable)(const lpddr4_privatedata *pd, lpddr4_eccenable *eccparam);
+
+	u32 (*seteccenable)(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam);
+
+	u32 (*getreducmode)(const lpddr4_privatedata *pd, lpddr4_reducmode *mode);
+
+	u32 (*setreducmode)(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode);
+
+	u32 (*getdbireadmode)(const lpddr4_privatedata *pd, bool *on_off);
+
+	u32 (*getdbiwritemode)(const lpddr4_privatedata *pd, bool *on_off);
+
+	u32 (*setdbimode)(const lpddr4_privatedata *pd, const lpddr4_dbimode *mode);
+
+	u32 (*getrefreshrate)(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, u32 *tref, u32 *tras_max);
+
+	u32 (*setrefreshrate)(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref, const u32 *tras_max);
+
+	u32 (*refreshperchipselect)(const lpddr4_privatedata *pd, const u32 trefinterval);
+
+	u32 (*deferredregverify)(const lpddr4_privatedata *pd, lpddr4_regblock cpp, u32 regvalues[], u16 regnum[], u16 regcount);
+} lpddr4_obj;
+
+extern lpddr4_obj *lpddr4_getinstance(void);
+
+#endif  /* lpddr4_obj_if_h */
diff --git a/drivers/ddr/k3/lpddr4_sanity.h b/drivers/ddr/k3/lpddr4_sanity.h
new file mode 100644
index 0000000000..d5e61ff5ea
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_sanity.h
@@ -0,0 +1,439 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_SANITY_H
+#define LPDDR4_SANITY_H
+
+#include <errno.h>
+#include <linux/types.h>
+#include "lpddr4_if.h"
+
+static inline u32 lpddr4_configsf(const lpddr4_config *obj);
+static inline u32 lpddr4_privatedatasf(const lpddr4_privatedata *obj);
+
+static inline u32 lpddr4_sanityfunction1(const lpddr4_config *config, const u16 *configsize);
+static inline u32 lpddr4_sanityfunction2(const lpddr4_privatedata *pd, const lpddr4_config *cfg);
+static inline u32 lpddr4_sanityfunction3(const lpddr4_privatedata *pd);
+static inline u32 lpddr4_sanityfunction4(const lpddr4_privatedata *pd, const lpddr4_regblock cpp, const u32 *regvalue);
+static inline u32 lpddr4_sanityfunction5(const lpddr4_privatedata *pd, const lpddr4_regblock cpp);
+static inline u32 lpddr4_sanityfunction6(const lpddr4_privatedata *pd, const u64 *mmrvalue, const u8 *mmrstatus);
+static inline u32 lpddr4_sanityfunction7(const lpddr4_privatedata *pd, const u8 *mrwstatus);
+static inline u32 lpddr4_sanityfunction14(const lpddr4_privatedata *pd, const u64 *mask);
+static inline u32 lpddr4_sanityfunction15(const lpddr4_privatedata *pd, const u64 *mask);
+static inline u32 lpddr4_sanityfunction16(const lpddr4_privatedata *pd, const u32 *mask);
+static inline u32 lpddr4_sanityfunction18(const lpddr4_privatedata *pd, const lpddr4_debuginfo *debuginfo);
+static inline u32 lpddr4_sanityfunction19(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles);
+static inline u32 lpddr4_sanityfunction21(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam);
+static inline u32 lpddr4_sanityfunction22(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam);
+static inline u32 lpddr4_sanityfunction23(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode);
+static inline u32 lpddr4_sanityfunction24(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode);
+static inline u32 lpddr4_sanityfunction25(const lpddr4_privatedata *pd, const bool *on_off);
+static inline u32 lpddr4_sanityfunction27(const lpddr4_privatedata *pd, const lpddr4_dbimode *mode);
+static inline u32 lpddr4_sanityfunction28(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref_val, const u32 *tras_max_val);
+static inline u32 lpddr4_sanityfunction29(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref, const u32 *tras_max);
+
+#define lpddr4_probesf lpddr4_sanityfunction1
+#define lpddr4_initsf lpddr4_sanityfunction2
+#define lpddr4_startsf lpddr4_sanityfunction3
+#define lpddr4_readregsf lpddr4_sanityfunction4
+#define lpddr4_writeregsf lpddr4_sanityfunction5
+#define lpddr4_getmmrregistersf lpddr4_sanityfunction6
+#define lpddr4_setmmrregistersf lpddr4_sanityfunction7
+#define lpddr4_writectlconfigsf lpddr4_sanityfunction3
+#define lpddr4_writephyconfigsf lpddr4_sanityfunction3
+#define lpddr4_writephyindepconfigsf lpddr4_sanityfunction3
+#define lpddr4_readctlconfigsf lpddr4_sanityfunction3
+#define lpddr4_readphyconfigsf lpddr4_sanityfunction3
+#define lpddr4_readphyindepconfigsf lpddr4_sanityfunction3
+#define lpddr4_getctlinterruptmasksf lpddr4_sanityfunction14
+#define lpddr4_setctlinterruptmasksf lpddr4_sanityfunction15
+#define lpddr4_getphyindepinterruptmsf lpddr4_sanityfunction16
+#define lpddr4_setphyindepinterruptmsf lpddr4_sanityfunction16
+#define lpddr4_getdebuginitinfosf lpddr4_sanityfunction18
+#define lpddr4_getlpiwakeuptimesf lpddr4_sanityfunction19
+#define lpddr4_setlpiwakeuptimesf lpddr4_sanityfunction19
+#define lpddr4_geteccenablesf lpddr4_sanityfunction21
+#define lpddr4_seteccenablesf lpddr4_sanityfunction22
+#define lpddr4_getreducmodesf lpddr4_sanityfunction23
+#define lpddr4_setreducmodesf lpddr4_sanityfunction24
+#define lpddr4_getdbireadmodesf lpddr4_sanityfunction25
+#define lpddr4_getdbiwritemodesf lpddr4_sanityfunction25
+#define lpddr4_setdbimodesf lpddr4_sanityfunction27
+#define lpddr4_getrefreshratesf lpddr4_sanityfunction28
+#define lpddr4_setrefreshratesf lpddr4_sanityfunction29
+#define lpddr4_refreshperchipselectsf lpddr4_sanityfunction3
+#define lpddr4_deferredregverifysf lpddr4_sanityfunction5
+
+static inline u32 lpddr4_configsf(const lpddr4_config *obj)
+{
+	u32 ret = 0;
+
+	if (obj == NULL)
+		ret = EINVAL;
+
+	return ret;
+}
+
+static inline u32 lpddr4_privatedatasf(const lpddr4_privatedata *obj)
+{
+	u32 ret = 0;
+
+	if (obj == NULL)
+		ret = EINVAL;
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction1(const lpddr4_config *config, const u16 *configsize)
+{
+	u32 ret = 0;
+
+	if (configsize == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_configsf(config) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction2(const lpddr4_privatedata *pd, const lpddr4_config *cfg)
+{
+	u32 ret = 0;
+
+	if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (lpddr4_configsf(cfg) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction3(const lpddr4_privatedata *pd)
+{
+	u32 ret = 0;
+
+	if (lpddr4_privatedatasf(pd) == EINVAL)
+		ret = EINVAL;
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction4(const lpddr4_privatedata *pd, const lpddr4_regblock cpp, const u32 *regvalue)
+{
+	u32 ret = 0;
+
+	if (regvalue == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(cpp != LPDDR4_CTL_REGS) &&
+		(cpp != LPDDR4_PHY_REGS) &&
+		(cpp != LPDDR4_PHY_INDEP_REGS)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction5(const lpddr4_privatedata *pd, const lpddr4_regblock cpp)
+{
+	u32 ret = 0;
+
+	if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(cpp != LPDDR4_CTL_REGS) &&
+		(cpp != LPDDR4_PHY_REGS) &&
+		(cpp != LPDDR4_PHY_INDEP_REGS)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction6(const lpddr4_privatedata *pd, const u64 *mmrvalue, const u8 *mmrstatus)
+{
+	u32 ret = 0;
+
+	if (mmrvalue == NULL) {
+		ret = EINVAL;
+	} else if (mmrstatus == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction7(const lpddr4_privatedata *pd, const u8 *mrwstatus)
+{
+	u32 ret = 0;
+
+	if (mrwstatus == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction14(const lpddr4_privatedata *pd, const u64 *mask)
+{
+	u32 ret = 0;
+
+	if (mask == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction15(const lpddr4_privatedata *pd, const u64 *mask)
+{
+	u32 ret = 0;
+
+	if (mask == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction16(const lpddr4_privatedata *pd, const u32 *mask)
+{
+	u32 ret = 0;
+
+	if (mask == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction18(const lpddr4_privatedata *pd, const lpddr4_debuginfo *debuginfo)
+{
+	u32 ret = 0;
+
+	if (debuginfo == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction19(const lpddr4_privatedata *pd, const lpddr4_lpiwakeupparam *lpiwakeupparam, const lpddr4_ctlfspnum *fspnum, const u32 *cycles)
+{
+	u32 ret = 0;
+
+	if (lpiwakeupparam == NULL) {
+		ret = EINVAL;
+	} else if (fspnum == NULL) {
+		ret = EINVAL;
+	} else if (cycles == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(*lpiwakeupparam != LPDDR4_LPI_PD_WAKEUP_FN) &&
+		(*lpiwakeupparam != LPDDR4_LPI_SR_SHORT_WAKEUP_FN) &&
+		(*lpiwakeupparam != LPDDR4_LPI_SR_LONG_WAKEUP_FN) &&
+		(*lpiwakeupparam != LPDDR4_LPI_SR_LONG_MCCLK_GATE_WAKEUP_FN) &&
+		(*lpiwakeupparam != LPDDR4_LPI_SRPD_SHORT_WAKEUP_FN) &&
+		(*lpiwakeupparam != LPDDR4_LPI_SRPD_LONG_WAKEUP_FN) &&
+		(*lpiwakeupparam != LPDDR4_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_FN)
+		) {
+		ret = EINVAL;
+	} else if (
+		(*fspnum != LPDDR4_FSP_0) &&
+		(*fspnum != LPDDR4_FSP_1) &&
+		(*fspnum != LPDDR4_FSP_2)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction21(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam)
+{
+	u32 ret = 0;
+
+	if (eccparam == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction22(const lpddr4_privatedata *pd, const lpddr4_eccenable *eccparam)
+{
+	u32 ret = 0;
+
+	if (eccparam == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(*eccparam != LPDDR4_ECC_DISABLED) &&
+		(*eccparam != LPDDR4_ECC_ENABLED) &&
+		(*eccparam != LPDDR4_ECC_ERR_DETECT) &&
+		(*eccparam != LPDDR4_ECC_ERR_DETECT_CORRECT)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction23(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode)
+{
+	u32 ret = 0;
+
+	if (mode == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction24(const lpddr4_privatedata *pd, const lpddr4_reducmode *mode)
+{
+	u32 ret = 0;
+
+	if (mode == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(*mode != LPDDR4_REDUC_ON) &&
+		(*mode != LPDDR4_REDUC_OFF)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction25(const lpddr4_privatedata *pd, const bool *on_off)
+{
+	u32 ret = 0;
+
+	if (on_off == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction27(const lpddr4_privatedata *pd, const lpddr4_dbimode *mode)
+{
+	u32 ret = 0;
+
+	if (mode == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(*mode != LPDDR4_DBI_RD_ON) &&
+		(*mode != LPDDR4_DBI_RD_OFF) &&
+		(*mode != LPDDR4_DBI_WR_ON) &&
+		(*mode != LPDDR4_DBI_WR_OFF)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction28(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref_val, const u32 *tras_max_val)
+{
+	u32 ret = 0;
+
+	if (fspnum == NULL) {
+		ret = EINVAL;
+	} else if (tref_val == NULL) {
+		ret = EINVAL;
+	} else if (tras_max_val == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(*fspnum != LPDDR4_FSP_0) &&
+		(*fspnum != LPDDR4_FSP_1) &&
+		(*fspnum != LPDDR4_FSP_2)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+static inline u32 lpddr4_sanityfunction29(const lpddr4_privatedata *pd, const lpddr4_ctlfspnum *fspnum, const u32 *tref, const u32 *tras_max)
+{
+	u32 ret = 0;
+
+	if (fspnum == NULL) {
+		ret = EINVAL;
+	} else if (tref == NULL) {
+		ret = EINVAL;
+	} else if (tras_max == NULL) {
+		ret = EINVAL;
+	} else if (lpddr4_privatedatasf(pd) == EINVAL) {
+		ret = EINVAL;
+	} else if (
+		(*fspnum != LPDDR4_FSP_0) &&
+		(*fspnum != LPDDR4_FSP_1) &&
+		(*fspnum != LPDDR4_FSP_2)
+		) {
+		ret = EINVAL;
+	} else {
+	}
+
+	return ret;
+}
+
+#endif  /* LPDDR4_SANITY_H */
diff --git a/drivers/ddr/k3/lpddr4_structs_if.h b/drivers/ddr/k3/lpddr4_structs_if.h
new file mode 100644
index 0000000000..b09e708de4
--- /dev/null
+++ b/drivers/ddr/k3/lpddr4_structs_if.h
@@ -0,0 +1,52 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Cadence DDR Driver
+ *
+ * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
+ * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
+ */
+
+#ifndef LPDDR4_STRUCTS_IF_H
+#define LPDDR4_STRUCTS_IF_H
+
+#include <linux/types.h>
+#include "lpddr4_if.h"
+
+struct lpddr4_config_s {
+	struct lpddr4_ctlregs_s *ctlbase;
+	lpddr4_infocallback infohandler;
+	lpddr4_ctlcallback ctlinterrupthandler;
+	lpddr4_phyindepcallback phyindepinterrupthandler;
+};
+
+struct lpddr4_privatedata_s {
+	struct lpddr4_ctlregs_s *ctlbase;
+	lpddr4_infocallback infohandler;
+	lpddr4_ctlcallback ctlinterrupthandler;
+	lpddr4_phyindepcallback phyindepinterrupthandler;
+	void *ddr_instance;
+};
+
+struct lpddr4_debuginfo_s {
+	u8 pllerror;
+	u8 iocaliberror;
+	u8 rxoffseterror;
+	u8 catraingerror;
+	u8 wrlvlerror;
+	u8 gatelvlerror;
+	u8 readlvlerror;
+	u8 dqtrainingerror;
+};
+
+struct lpddr4_fspmoderegs_s {
+	u8 mr1data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr2data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr3data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr11data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr12data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr13data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr14data_fn[LPDDR4_INTR_MAX_CS];
+	u8 mr22data_fn[LPDDR4_INTR_MAX_CS];
+};
+
+#endif  /* LPDDR4_STRUCTS_IF_H */
diff --git a/include/soc/k3/ddr.h b/include/soc/k3/ddr.h
new file mode 100644
index 0000000000..2fab50132a
--- /dev/null
+++ b/include/soc/k3/ddr.h
@@ -0,0 +1,22 @@
+#ifndef __SOC_K3_DDR_H
+#define __SOC_K3_DDR_H
+
+#include <linux/types.h>
+
+#define LPDDR4_INTR_CTL_REG_COUNT (423U)
+#define LPDDR4_INTR_PHY_INDEP_REG_COUNT (345U)
+#define LPDDR4_INTR_PHY_REG_COUNT (1406U)
+
+struct reginitdata {
+	u32 ctl_regs[LPDDR4_INTR_CTL_REG_COUNT];
+	u32 pi_regs[LPDDR4_INTR_PHY_INDEP_REG_COUNT];
+	u32 phy_regs[LPDDR4_INTR_PHY_REG_COUNT];
+};
+
+struct k3_ddr_initdata {
+	struct reginitdata *reginit;
+};
+
+int k3_ddrss_init(struct k3_ddr_initdata *);
+
+#endif /* __SOC_K3_DDR_H */

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 04/20] ARM: move ARM_CPU_PART_* defines to header
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (2 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 03/20] DDR: Add k3 DDR driver Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 05/20] nommu_v7_vectors_init: disable for r5 Sascha Hauer
                   ` (15 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Move the ARM_CPU_PART_* defines to arch/arm/include/asm/cputype.h where
they are located in Linux as well so they become reusable by other code.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/cpu/cpuinfo.c         | 11 +----------
 arch/arm/include/asm/cputype.h | 11 +++++++++++
 2 files changed, 12 insertions(+), 10 deletions(-)

diff --git a/arch/arm/cpu/cpuinfo.c b/arch/arm/cpu/cpuinfo.c
index 7dca57248b..3137b9924f 100644
--- a/arch/arm/cpu/cpuinfo.c
+++ b/arch/arm/cpu/cpuinfo.c
@@ -10,6 +10,7 @@
 #include <memory.h>
 #include <asm/system.h>
 #include <asm/barebox-arm.h>
+#include <asm/cputype.h>
 
 #define CPU_ARCH_UNKNOWN	0
 #define CPU_ARCH_ARMv3		1
@@ -23,16 +24,6 @@
 #define CPU_ARCH_ARMv7		9
 #define CPU_ARCH_ARMv8		10
 
-#define ARM_CPU_PART_CORTEX_A5	0xC050
-#define ARM_CPU_PART_CORTEX_A7	0xC070
-#define ARM_CPU_PART_CORTEX_A8	0xC080
-#define ARM_CPU_PART_CORTEX_A9	0xC090
-#define ARM_CPU_PART_CORTEX_A15	0xC0F0
-#define ARM_CPU_PART_CORTEX_A53	0xD030
-#define ARM_CPU_PART_CORTEX_A55	0xD050
-#define ARM_CPU_PART_CORTEX_A57	0xD070
-#define ARM_CPU_PART_CORTEX_A72	0xD080
-
 static void decode_cache(unsigned long size)
 {
 	int linelen = 1 << ((size & 0x3) + 3);
diff --git a/arch/arm/include/asm/cputype.h b/arch/arm/include/asm/cputype.h
index c3fc057650..38012fb1ec 100644
--- a/arch/arm/include/asm/cputype.h
+++ b/arch/arm/include/asm/cputype.h
@@ -117,4 +117,15 @@ static inline int cpu_is_xsc3(void)
 #define	cpu_is_xscale()	1
 #endif
 
+#define ARM_CPU_PART_CORTEX_A5  0xC050
+#define ARM_CPU_PART_CORTEX_A7  0xC070
+#define ARM_CPU_PART_CORTEX_A8  0xC080
+#define ARM_CPU_PART_CORTEX_A9  0xC090
+#define ARM_CPU_PART_CORTEX_A15 0xC0F0
+#define ARM_CPU_PART_CORTEX_A53 0xD030
+#define ARM_CPU_PART_CORTEX_A55 0xD050
+#define ARM_CPU_PART_CORTEX_A57 0xD070
+#define ARM_CPU_PART_CORTEX_A72 0xD080
+#define ARM_CPU_PART_CORTEX_R5  0xc150
+
 #endif

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 05/20] nommu_v7_vectors_init: disable for r5
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (3 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 04/20] ARM: move ARM_CPU_PART_* defines to header Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 06/20] clocksource: timer-ti-dm: add support for K3 SoCs Sascha Hauer
                   ` (14 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Some ARMv7 cores like the Cortex-R5 do not have a VBAR register for
setting up the vector table. This patch disables the vector table
setup specifically for the Cortex-R5.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/cpu/no-mmu.c | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm/cpu/no-mmu.c b/arch/arm/cpu/no-mmu.c
index be3cfaf12b..c4ef5d1f9d 100644
--- a/arch/arm/cpu/no-mmu.c
+++ b/arch/arm/cpu/no-mmu.c
@@ -19,9 +19,26 @@
 #include <asm/system_info.h>
 #include <debug_ll.h>
 #include <asm/sections.h>
+#include <asm/cputype.h>
 
 #define __exceptions_size (__exceptions_stop - __exceptions_start)
 
+static bool has_vbar(void)
+{
+	u32 mainid;
+
+	__asm__ __volatile__(
+		"mrc    p15, 0, %0, c0, c0, 0   @ read control reg\n"
+		: "=r" (mainid)
+		:
+		: "memory");
+
+	if ((mainid & 0xfff0) == ARM_CPU_PART_CORTEX_R5)
+		return false;
+
+	return true;
+}
+
 static int nommu_v7_vectors_init(void)
 {
 	void *vectors;
@@ -30,6 +47,9 @@ static int nommu_v7_vectors_init(void)
 	if (cpu_architecture() < CPU_ARCH_ARMv7)
 		return 0;
 
+	if (!has_vbar())
+		return 0;
+
 	/*
 	 * High vectors cannot be re-mapped, so we have to use normal
 	 * vectors

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 06/20] clocksource: timer-ti-dm: add support for K3 SoCs
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (4 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 05/20] nommu_v7_vectors_init: disable for r5 Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 07/20] ARM: K3: mount /boot even with env handling disabled Sascha Hauer
                   ` (13 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

K3 SoCs have a timer compatible to the ones found on the AM335x SoCs.
This patch adds support for these SoCs to the driver. The main
difference is that on AM335x we do not have clk support and get the
timer frequency from a SoC specific call, thus we have to play some
ifdeffery to add clk support for K3 and still keep the SoC specific
call to the AM335x code.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/clocksource/timer-ti-dm.c | 53 +++++++++++++++++++++++++++++++++++----
 1 file changed, 48 insertions(+), 5 deletions(-)

diff --git a/drivers/clocksource/timer-ti-dm.c b/drivers/clocksource/timer-ti-dm.c
index 8473cf733d..eb658402f5 100644
--- a/drivers/clocksource/timer-ti-dm.c
+++ b/drivers/clocksource/timer-ti-dm.c
@@ -21,8 +21,8 @@
 #include <clock.h>
 #include <init.h>
 #include <io.h>
-#include <mach/omap/am33xx-silicon.h>
 #include <mach/omap/am33xx-clock.h>
+#include <linux/clk.h>
 
 #include <stdio.h>
 
@@ -65,10 +65,15 @@ static struct clocksource dmtimer_cs = {
 	.priority = 70,
 };
 
+struct omap_dmtimer_data {
+	int (*get_clock)(struct device *dev);
+};
+
 static int omap_dmtimer_probe(struct device *dev)
 {
 	struct resource *iores;
-	u64 clk_speed;
+	int clk_speed;
+	const struct omap_dmtimer_data *data;
 
 	/* one timer is enough */
 	if (base)
@@ -79,8 +84,12 @@ static int omap_dmtimer_probe(struct device *dev)
 		return PTR_ERR(iores);
 	base = IOMEM(iores->start);
 
-	clk_speed = am33xx_get_osc_clock();
-	clk_speed *= 1000;
+	data = device_get_match_data(dev);
+
+	clk_speed = data->get_clock(dev);
+	if (clk_speed < 0)
+		return clk_speed;
+
 	dmtimer_cs.mult = clocksource_hz2mult(clk_speed, dmtimer_cs.shift);
 
 	/* Enable counter */
@@ -89,10 +98,44 @@ static int omap_dmtimer_probe(struct device *dev)
 	return init_clock(&dmtimer_cs);
 }
 
+static int am335x_get_clock(struct device *dev)
+{
+	return am33xx_get_osc_clock() * 1000;
+}
+
+static __maybe_unused struct omap_dmtimer_data am335x_data = {
+	.get_clock = am335x_get_clock,
+};
+
+static int k3_get_clock(struct device *dev)
+{
+	struct clk *clk;
+
+	clk = clk_get(dev, NULL);
+	if (IS_ERR(clk))
+		return dev_err_probe(dev, PTR_ERR(clk), "Cannot get clock\n");
+
+	return clk_get_rate(clk);
+}
+
+static __maybe_unused struct omap_dmtimer_data k3_data = {
+	.get_clock = k3_get_clock,
+};
+
 static __maybe_unused struct of_device_id omap_dmtimer_dt_ids[] = {
+#ifdef CONFIG_ARCH_OMAP
 	{
 		.compatible = "ti,am335x-timer",
-	}, {
+		.data = &am335x_data,
+	},
+#endif
+#ifdef CONFIG_ARCH_K3
+	{
+		.compatible = "ti,am654-timer",
+		.data = &k3_data,
+	},
+#endif
+	{
 		/* sentinel */
 	}
 };

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 07/20] ARM: K3: mount /boot even with env handling disabled
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (5 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 06/20] clocksource: timer-ti-dm: add support for K3 SoCs Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 08/20] clk: add K3 clk driver Sascha Hauer
                   ` (12 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

barebox for the Cortex-R5 boot processor doesn't have environment
enabled, but still needs the bootsource mounted to /boot. Both steps
are behind a #ifdef CONFIG_ENV_HANDLING. Move the mounting of /boot
outside the ifdef.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/mach-k3/common.c | 15 ++++++++-------
 1 file changed, 8 insertions(+), 7 deletions(-)

diff --git a/arch/arm/mach-k3/common.c b/arch/arm/mach-k3/common.c
index 13f3f5e169..ee20e23b1a 100644
--- a/arch/arm/mach-k3/common.c
+++ b/arch/arm/mach-k3/common.c
@@ -188,7 +188,6 @@ static int am625_init(void)
 }
 postcore_initcall(am625_init);
 
-#if defined(CONFIG_ENV_HANDLING)
 static int omap_env_init(void)
 {
 	char *partname, *cdevname, *envpath;
@@ -227,14 +226,17 @@ static int omap_env_init(void)
 
 	symlink(rootpath, "/boot");
 
-	envpath = xasprintf("%s/barebox.env", rootpath);
+	if (IS_ENABLED(CONFIG_ENV_HANDLING)) {
+		envpath = xasprintf("%s/barebox.env", rootpath);
 
-	pr_debug("Loading default env from %s on device %s\n",
-		 envpath, partname);
+		pr_debug("Loading default env from %s on device %s\n",
+			 envpath, partname);
 
-	default_environment_path_set(envpath);
+		default_environment_path_set(envpath);
+
+		free(envpath);
+	}
 
-	free(envpath);
 out:
 	free(partname);
 	free(cdevname);
@@ -242,4 +244,3 @@ static int omap_env_init(void)
 	return 0;
 }
 late_initcall(omap_env_init);
-#endif

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 08/20] clk: add K3 clk driver
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (6 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 07/20] ARM: K3: mount /boot even with env handling disabled Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 09/20] pmdomain: add K3 driver Sascha Hauer
                   ` (11 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

The clk support for K3 SoCs is implemented on the Cortex-R5 boot
processor by the ti-dm firmware binary. The A53 cores access the clks
via mailboxes. However, during early boot we are running barebox on the
Cortex-R5 processor and the ti-dm firmware is not yet running, so we
must implement our own clk driver. Code is based on U-Boot-2025.01-rc1.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/clk/Makefile       |   1 +
 drivers/clk/k3/Makefile    |   2 +
 drivers/clk/k3/am625.c     | 475 +++++++++++++++++++++++++++++++++++++++++++++
 drivers/clk/k3/pll.c       | 375 +++++++++++++++++++++++++++++++++++
 drivers/clk/k3/ti-k3-clk.h |   8 +
 include/soc/k3/clk.h       |   7 +
 6 files changed, 868 insertions(+)

diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile
index 764539e91e..8c3544c750 100644
--- a/drivers/clk/Makefile
+++ b/drivers/clk/Makefile
@@ -31,3 +31,4 @@ obj-y				+= bcm/
 obj-$(CONFIG_COMMON_CLK_SCMI)	+= clk-scmi.o
 obj-$(CONFIG_COMMON_CLK_GPIO)   += clk-gpio.o
 obj-$(CONFIG_TI_SCI_CLK)	+= ti-sci-clk.o
+obj-$(CONFIG_ARCH_K3)		+= k3/
diff --git a/drivers/clk/k3/Makefile b/drivers/clk/k3/Makefile
new file mode 100644
index 0000000000..8d96373ab6
--- /dev/null
+++ b/drivers/clk/k3/Makefile
@@ -0,0 +1,2 @@
+obj-y += am625.o
+obj-pbl-y += pll.o
diff --git a/drivers/clk/k3/am625.c b/drivers/clk/k3/am625.c
new file mode 100644
index 0000000000..c7e28658d1
--- /dev/null
+++ b/drivers/clk/k3/am625.c
@@ -0,0 +1,475 @@
+#define pr_fmt(fmt)     "ti-k3-clk: " fmt
+
+#include <linux/clk.h>
+#include <of.h>
+#include <driver.h>
+#include "ti-k3-clk.h"
+
+static const char * const gluelogic_hfosc0_clkout_parents[] = {
+	NULL,
+	NULL,
+	"osc_24_mhz",
+	"osc_25_mhz",
+	"osc_26_mhz",
+	NULL,
+};
+
+static const char * const main_emmcsd0_io_clklb_sel_out0_parents[] = {
+	"board_0_mmc0_clklb_out",
+	"board_0_mmc0_clk_out",
+};
+
+static const char * const main_emmcsd1_io_clklb_sel_out0_parents[] = {
+	"board_0_mmc1_clklb_out",
+	"board_0_mmc1_clk_out",
+};
+
+static const char * const main_ospi_loopback_clk_sel_out0_parents[] = {
+	"board_0_ospi0_dqs_out",
+	"board_0_ospi0_lbclko_out",
+};
+
+static const char * const main_usb0_refclk_sel_out0_parents[] = {
+	"gluelogic_hfosc0_clkout",
+	"postdiv4_16ff_main_0_hsdivout8_clk",
+};
+
+static const char * const main_usb1_refclk_sel_out0_parents[] = {
+	"gluelogic_hfosc0_clkout",
+	"postdiv4_16ff_main_0_hsdivout8_clk",
+};
+
+static const char * const sam62_pll_ctrl_wrap_main_0_sysclkout_clk_parents[] = {
+	"gluelogic_hfosc0_clkout",
+	"hsdiv4_16fft_main_0_hsdivout0_clk",
+};
+
+static const char * const sam62_pll_ctrl_wrap_mcu_0_sysclkout_clk_parents[] = {
+	"gluelogic_hfosc0_clkout",
+	"hsdiv4_16fft_mcu_0_hsdivout0_clk",
+};
+
+static const char * const clkout0_ctrl_out0_parents[] = {
+	"hsdiv4_16fft_main_2_hsdivout1_clk",
+	"hsdiv4_16fft_main_2_hsdivout1_clk10",
+};
+
+static const char * const clk_32k_rc_sel_out0_parents[] = {
+	"gluelogic_rcosc_clk_1p0v_97p65k",
+	"hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk",
+	"clk_32k_rc_sel_div_clkout",
+	"gluelogic_lfosc0_clkout",
+};
+
+static const char * const main_cp_gemac_cpts_clk_sel_out0_parents[] = {
+	"postdiv4_16ff_main_2_hsdivout5_clk",
+	"postdiv4_16ff_main_0_hsdivout6_clk",
+	"board_0_cp_gemac_cpts0_rft_clk_out",
+	NULL,
+	"board_0_mcu_ext_refclk0_out",
+	"board_0_ext_refclk1_out",
+	"sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk",
+	"sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk",
+};
+
+static const char * const main_emmcsd0_refclk_sel_out0_parents[] = {
+	"postdiv4_16ff_main_0_hsdivout5_clk",
+	"hsdiv4_16fft_main_2_hsdivout2_clk",
+};
+
+static const char * const main_emmcsd1_refclk_sel_out0_parents[] = {
+	"postdiv4_16ff_main_0_hsdivout5_clk",
+	"hsdiv4_16fft_main_2_hsdivout2_clk",
+};
+
+static const char * const main_gtcclk_sel_out0_parents[] = {
+	"postdiv4_16ff_main_2_hsdivout5_clk",
+	"postdiv4_16ff_main_0_hsdivout6_clk",
+	"board_0_cp_gemac_cpts0_rft_clk_out",
+	NULL,
+	"board_0_mcu_ext_refclk0_out",
+	"board_0_ext_refclk1_out",
+	"sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk",
+	"sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk",
+};
+
+static const char * const main_ospi_ref_clk_sel_out0_parents[] = {
+	"hsdiv4_16fft_main_0_hsdivout1_clk",
+	"postdiv1_16fft_main_1_hsdivout5_clk",
+};
+
+static const char * const wkup_clkout_sel_out0_parents[] = {
+	"gluelogic_hfosc0_clkout",
+	"gluelogic_lfosc0_clkout",
+	"hsdiv4_16fft_main_0_hsdivout2_clk",
+	"hsdiv4_16fft_main_1_hsdivout2_clk",
+	"postdiv4_16ff_main_2_hsdivout9_clk",
+	"clk_32k_rc_sel_out0",
+	"gluelogic_rcosc_clkout",
+	"gluelogic_hfosc0_clkout",
+};
+
+static const char * const wkup_clksel_out0_parents[] = {
+	"hsdiv1_16fft_main_15_hsdivout0_clk",
+	"hsdiv4_16fft_mcu_0_hsdivout0_clk",
+};
+
+static const char * const main_usart0_fclk_sel_out0_parents[] = {
+	"usart_programmable_clock_divider_out0",
+	"hsdiv4_16fft_main_1_hsdivout1_clk",
+};
+
+static inline struct clk *k3_clk_divider(const char *name, const char *parent,
+                void __iomem *reg, u8 shift, u8 width, u32 flags, u32 div_flags)
+{
+        return clk_divider(name, parent, CLK_SET_RATE_PARENT, reg, shift, width, 0);
+}
+
+static inline struct clk *k3_clk_pll(const char *name, const char *parent,
+                void __iomem *reg, u32 flags)
+{
+	return clk_register_ti_k3_pll(name, parent, reg);
+}
+
+static inline struct clk *k3_clk_mux(const char *name, const char * const *parents,
+				     int num_parents, void __iomem *reg, u8 shift,
+				     u8 width, u32 flags)
+{
+	return clk_mux(name, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT | flags, reg,
+		       shift, width, parents, num_parents, 0);
+}
+
+static inline struct clk *k3_clk_div_devfreq(const char *name, const char *parent,
+                void __iomem *reg, u8 shift, u8 width, u32 flags, u32 div_flags, u32 freq)
+{
+	return NULL;
+}
+
+static inline struct clk *k3_clk_mux_pllctrl(const char *name, const char * const *parents,
+					     int num_parents, void __iomem *reg, u32 freq)
+{
+	return NULL;
+}
+
+struct clk_lookup_data {
+	unsigned int dev_id;
+	unsigned int clk_id;
+	const char *clk_name;
+};
+
+#define DEV_CLK(_dev_id, _clk_id, _clk_name) { .dev_id = _dev_id, \
+	.clk_id = _clk_id, .clk_name = _clk_name, }
+
+static struct clk_lookup_data am625_lookup[] = {
+	DEV_CLK(13, 0, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(13, 3, "main_cp_gemac_cpts_clk_sel_out0"),
+	DEV_CLK(13, 4, "postdiv4_16ff_main_2_hsdivout5_clk"),
+	DEV_CLK(13, 5, "postdiv4_16ff_main_0_hsdivout6_clk"),
+	DEV_CLK(13, 6, "board_0_cp_gemac_cpts0_rft_clk_out"),
+	DEV_CLK(13, 8, "board_0_mcu_ext_refclk0_out"),
+	DEV_CLK(13, 9, "board_0_ext_refclk1_out"),
+	DEV_CLK(13, 10, "sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk"),
+	DEV_CLK(13, 11, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(13, 13, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 14, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 15, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 16, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 17, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 19, "board_0_rgmii1_rxc_out"),
+	DEV_CLK(13, 20, "board_0_rgmii1_txc_out"),
+	DEV_CLK(13, 22, "board_0_rgmii2_rxc_out"),
+	DEV_CLK(13, 23, "board_0_rgmii2_txc_out"),
+	DEV_CLK(13, 25, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 26, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 27, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(13, 28, "board_0_rmii1_ref_clk_out"),
+	DEV_CLK(13, 29, "board_0_rmii2_ref_clk_out"),
+	DEV_CLK(16, 0, "hsdiv4_16fft_main_0_hsdivout1_clk"),
+	DEV_CLK(16, 1, "hsdiv4_16fft_main_0_hsdivout2_clk"),
+	DEV_CLK(16, 2, "hsdiv4_16fft_main_0_hsdivout3_clk"),
+	DEV_CLK(16, 3, "hsdiv4_16fft_main_0_hsdivout4_clk"),
+	DEV_CLK(16, 4, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(16, 5, "board_0_ext_refclk1_out"),
+	DEV_CLK(16, 6, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(16, 7, "postdiv4_16ff_main_2_hsdivout8_clk"),
+	DEV_CLK(16, 8, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(16, 9, "board_0_ext_refclk1_out"),
+	DEV_CLK(16, 10, "gluelogic_rcosc_clkout"),
+	DEV_CLK(16, 11, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(16, 12, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(57, 0, "main_emmcsd0_io_clklb_sel_out0"),
+	DEV_CLK(57, 1, "board_0_mmc0_clklb_out"),
+	DEV_CLK(57, 2, "board_0_mmc0_clk_out"),
+	DEV_CLK(57, 5, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(57, 6, "main_emmcsd0_refclk_sel_out0"),
+	DEV_CLK(57, 7, "postdiv4_16ff_main_0_hsdivout5_clk"),
+	DEV_CLK(57, 8, "hsdiv4_16fft_main_2_hsdivout2_clk"),
+	DEV_CLK(58, 0, "main_emmcsd1_io_clklb_sel_out0"),
+	DEV_CLK(58, 1, "board_0_mmc1_clklb_out"),
+	DEV_CLK(58, 2, "board_0_mmc1_clk_out"),
+	DEV_CLK(58, 5, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(58, 6, "main_emmcsd1_refclk_sel_out0"),
+	DEV_CLK(58, 7, "postdiv4_16ff_main_0_hsdivout5_clk"),
+	DEV_CLK(58, 8, "hsdiv4_16fft_main_2_hsdivout2_clk"),
+	DEV_CLK(61, 0, "main_gtcclk_sel_out0"),
+	DEV_CLK(61, 1, "postdiv4_16ff_main_2_hsdivout5_clk"),
+	DEV_CLK(61, 2, "postdiv4_16ff_main_0_hsdivout6_clk"),
+	DEV_CLK(61, 3, "board_0_cp_gemac_cpts0_rft_clk_out"),
+	DEV_CLK(61, 5, "board_0_mcu_ext_refclk0_out"),
+	DEV_CLK(61, 6, "board_0_ext_refclk1_out"),
+	DEV_CLK(61, 7, "sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk"),
+	DEV_CLK(61, 8, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(61, 9, "wkup_clksel_out0"),
+	DEV_CLK(61, 10, "hsdiv1_16fft_main_15_hsdivout0_clk"),
+	DEV_CLK(61, 11, "hsdiv4_16fft_mcu_0_hsdivout0_clk"),
+	DEV_CLK(75, 0, "board_0_ospi0_dqs_out"),
+	DEV_CLK(75, 1, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(75, 2, "main_ospi_loopback_clk_sel_out0"),
+	DEV_CLK(75, 3, "board_0_ospi0_dqs_out"),
+	DEV_CLK(75, 4, "board_0_ospi0_lbclko_out"),
+	DEV_CLK(75, 6, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(75, 7, "main_ospi_ref_clk_sel_out0"),
+	DEV_CLK(75, 8, "hsdiv4_16fft_main_0_hsdivout1_clk"),
+	DEV_CLK(75, 9, "postdiv1_16fft_main_1_hsdivout5_clk"),
+	DEV_CLK(77, 0, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(95, 0, "gluelogic_rcosc_clkout"),
+	DEV_CLK(95, 1, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(95, 2, "wkup_clksel_out0"),
+	DEV_CLK(95, 3, "hsdiv1_16fft_main_15_hsdivout0_clk"),
+	DEV_CLK(95, 4, "hsdiv4_16fft_mcu_0_hsdivout0_clk"),
+	DEV_CLK(102, 0, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(102, 1, "board_0_i2c0_scl_out"),
+	DEV_CLK(102, 2, "hsdiv4_16fft_main_1_hsdivout0_clk"),
+	DEV_CLK(107, 0, "wkup_clksel_out0"),
+	DEV_CLK(107, 1, "hsdiv1_16fft_main_15_hsdivout0_clk"),
+	DEV_CLK(107, 2, "hsdiv4_16fft_mcu_0_hsdivout0_clk"),
+	DEV_CLK(107, 3, "mshsi2c_wkup_0_porscl"),
+	DEV_CLK(107, 4, "hsdiv4_16fft_mcu_0_hsdivout1_clk"),
+	DEV_CLK(135, 0, "hsdiv0_16fft_main_8_hsdivout0_clk"),
+	DEV_CLK(136, 0, "hsdiv0_16fft_main_8_hsdivout0_clk"),
+	DEV_CLK(140, 0, "sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk"),
+	DEV_CLK(140, 1, "sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk"),
+	DEV_CLK(146, 0, "main_usart0_fclk_sel_out0"),
+	DEV_CLK(146, 1, "usart_programmable_clock_divider_out0"),
+	DEV_CLK(146, 2, "hsdiv4_16fft_main_1_hsdivout1_clk"),
+	DEV_CLK(146, 5, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(157, 20, "clkout0_ctrl_out0"),
+	DEV_CLK(157, 21, "hsdiv4_16fft_main_2_hsdivout1_clk"),
+	DEV_CLK(157, 22, "hsdiv4_16fft_main_2_hsdivout1_clk10"),
+	DEV_CLK(157, 24, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(157, 25, "board_0_ddr0_ck0_out"),
+	DEV_CLK(157, 40, "mshsi2c_main_0_porscl"),
+	DEV_CLK(157, 77, "sam62_pll_ctrl_wrap_mcu_0_sysclkout_clk"),
+	DEV_CLK(157, 82, "cpsw_3guss_main_0_mdio_mdclk_o"),
+	DEV_CLK(157, 83, "emmcsd8ss_main_0_emmcsdss_io_clk_o"),
+	DEV_CLK(157, 87, "emmcsd4ss_main_0_emmcsdss_io_clk_o"),
+	DEV_CLK(157, 89, "emmcsd4ss_main_0_emmcsdss_io_clk_o"),
+	DEV_CLK(157, 129, "fss_ul_main_0_ospi_0_ospi_oclk_clk"),
+	DEV_CLK(157, 132, "cpsw_3guss_main_0_rgmii1_txc_o"),
+	DEV_CLK(157, 135, "cpsw_3guss_main_0_rgmii2_txc_o"),
+	DEV_CLK(157, 145, "sam62_pll_ctrl_wrap_main_0_sysclkout_clk"),
+	DEV_CLK(157, 158, "wkup_clkout_sel_out0"),
+	DEV_CLK(157, 159, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(157, 160, "gluelogic_lfosc0_clkout"),
+	DEV_CLK(157, 161, "hsdiv4_16fft_main_0_hsdivout2_clk"),
+	DEV_CLK(157, 162, "hsdiv4_16fft_main_1_hsdivout2_clk"),
+	DEV_CLK(157, 163, "postdiv4_16ff_main_2_hsdivout9_clk"),
+	DEV_CLK(157, 164, "clk_32k_rc_sel_out0"),
+	DEV_CLK(157, 165, "gluelogic_rcosc_clkout"),
+	DEV_CLK(157, 166, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(161, 0, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(161, 1, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(161, 2, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(161, 3, "main_usb0_refclk_sel_out0"),
+	DEV_CLK(161, 4, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(161, 5, "postdiv4_16ff_main_0_hsdivout8_clk"),
+	DEV_CLK(161, 10, "board_0_tck_out"),
+	DEV_CLK(162, 0, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(162, 1, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(162, 2, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(162, 3, "main_usb1_refclk_sel_out0"),
+	DEV_CLK(162, 4, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(162, 5, "postdiv4_16ff_main_0_hsdivout8_clk"),
+	DEV_CLK(162, 10, "board_0_tck_out"),
+	DEV_CLK(166, 3, "hsdiv0_16fft_main_8_hsdivout0_clk"),
+	DEV_CLK(166, 5, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(169, 0, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(169, 1, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+	DEV_CLK(170, 0, "hsdiv0_16fft_main_12_hsdivout0_clk"),
+	DEV_CLK(170, 1, "board_0_tck_out"),
+	DEV_CLK(170, 2, "sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk"),
+
+	/*
+	 * Timer clocks. There is a mux between the timer and the clock core
+	 * which we haven't modeled here. The values reflect the reset default
+	 * of the mux
+	 */
+	DEV_CLK(35, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(36, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(37, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(38, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(39, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(40, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(41, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(42, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(43, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(48, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(49, 2, "gluelogic_hfosc0_clkout"),
+	DEV_CLK(50, 2, "gluelogic_hfosc0_clkout"),
+
+	DEV_CLK(0, 0, NULL),
+};
+
+static struct clk *of_clk_ti_k3_get(struct of_phandle_args *clkspec, void *data)
+{
+	struct clk_lookup_data *clk_data = data;
+	struct clk *clk;
+	unsigned int dev_id = clkspec->args[0];
+	unsigned int clk_id = clkspec->args[1];
+
+	while (1) {
+		if (!clk_data->clk_name) {
+			pr_err("clk %d/%d not found\n", dev_id, clk_id);
+			return ERR_PTR(-ENOENT);
+		}
+
+		if (clk_data->dev_id == dev_id && clk_data->clk_id == clk_id)
+			goto found;
+
+		clk_data++;
+	}
+found:
+	clk = clk_lookup(clk_data->clk_name);
+	if (IS_ERR(clk))
+		pr_err("clk %s not found\n", clk_data->clk_name);
+
+	return clk;
+}
+
+static int am625_clk_init(struct device *dev)
+{
+	int ret;
+
+	clk_fixed("osc_26_mhz", 26000000);
+	clk_fixed("osc_25_mhz", 25000000);
+	clk_fixed("osc_24_mhz", 24000000);
+	k3_clk_mux("gluelogic_hfosc0_clkout",
+	 gluelogic_hfosc0_clkout_parents, 6, (void *)0x43000030, 0, 3, 0),
+	clk_fixed("gluelogic_rcosc_clkout", 12500000);
+	clk_fixed("gluelogic_rcosc_clk_1p0v_97p65k", 97656);
+	clk_fixed("board_0_cp_gemac_cpts0_rft_clk_out", 0);
+	clk_fixed("board_0_ddr0_ck0_out", 0);
+	clk_fixed("board_0_ext_refclk1_out", 0);
+	clk_fixed("board_0_i2c0_scl_out", 0);
+	clk_fixed("board_0_mcu_ext_refclk0_out", 0);
+	clk_fixed("board_0_mmc0_clklb_out", 0);
+	clk_fixed("board_0_mmc0_clk_out", 0);
+	clk_fixed("board_0_mmc1_clklb_out", 0);
+	clk_fixed("board_0_mmc1_clk_out", 0);
+	clk_fixed("board_0_ospi0_dqs_out", 0);
+	clk_fixed("board_0_ospi0_lbclko_out", 0);
+	clk_fixed("board_0_rgmii1_rxc_out", 0);
+	clk_fixed("board_0_rgmii1_txc_out", 0);
+	clk_fixed("board_0_rgmii2_rxc_out", 0);
+	clk_fixed("board_0_rgmii2_txc_out", 0);
+	clk_fixed("board_0_rmii1_ref_clk_out", 0);
+	clk_fixed("board_0_rmii2_ref_clk_out", 0);
+	clk_fixed("board_0_tck_out", 0);
+	clk_fixed("cpsw_3guss_main_0_mdio_mdclk_o", 0);
+	clk_fixed("cpsw_3guss_main_0_rgmii1_txc_o", 0);
+	clk_fixed("cpsw_3guss_main_0_rgmii2_txc_o", 0);
+	clk_fixed("emmcsd4ss_main_0_emmcsdss_io_clk_o", 0);
+	clk_fixed("emmcsd8ss_main_0_emmcsdss_io_clk_o", 0);
+	clk_fixed("fss_ul_main_0_ospi_0_ospi_oclk_clk", 0);
+	k3_clk_divider("hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk", "gluelogic_hfosc0_clkout", (void *)0x4508030, 0, 7, 0, 0);
+	clk_fixed("mshsi2c_main_0_porscl", 0);
+	k3_clk_pll("pllfracf_ssmod_16fft_main_0_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x680000, 0);
+	k3_clk_divider("pllfracf_ssmod_16fft_main_0_foutpostdiv_clk_subdiv", "pllfracf_ssmod_16fft_main_0_foutvcop_clk", (void *)0x680038, 16, 3, 0, CLK_DIVIDER_ONE_BASED);
+	k3_clk_divider("pllfracf_ssmod_16fft_main_0_foutpostdiv_clk", "pllfracf_ssmod_16fft_main_0_foutpostdiv_clk_subdiv", (void *)0x680038, 24, 3, 0, CLK_DIVIDER_ONE_BASED);
+	k3_clk_pll("pllfracf_ssmod_16fft_main_1_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x681000, 0);
+	k3_clk_divider("pllfracf_ssmod_16fft_main_1_foutpostdiv_clk_subdiv", "pllfracf_ssmod_16fft_main_1_foutvcop_clk", (void *)0x681038, 16, 3, 0, CLK_DIVIDER_ONE_BASED);
+	k3_clk_divider("pllfracf_ssmod_16fft_main_1_foutpostdiv_clk", "pllfracf_ssmod_16fft_main_1_foutpostdiv_clk_subdiv", (void *)0x681038, 24, 3, 0, CLK_DIVIDER_ONE_BASED);
+	k3_clk_pll("pllfracf_ssmod_16fft_main_12_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x68c000, 0);
+	k3_clk_pll("pllfracf_ssmod_16fft_main_15_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x68f000, 0);
+	k3_clk_pll("pllfracf_ssmod_16fft_main_2_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x682000, 0);
+	k3_clk_divider("pllfracf_ssmod_16fft_main_2_foutpostdiv_clk_subdiv", "pllfracf_ssmod_16fft_main_2_foutvcop_clk", (void *)0x682038, 16, 3, 0, CLK_DIVIDER_ONE_BASED);
+	k3_clk_divider("pllfracf_ssmod_16fft_main_2_foutpostdiv_clk", "pllfracf_ssmod_16fft_main_2_foutpostdiv_clk_subdiv", (void *)0x682038, 24, 3, 0, CLK_DIVIDER_ONE_BASED);
+	k3_clk_pll("pllfracf_ssmod_16fft_main_8_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x688000, 0);
+	k3_clk_pll("pllfracf_ssmod_16fft_mcu_0_foutvcop_clk", "gluelogic_hfosc0_clkout", (void *)0x4040000, 0);
+	k3_clk_divider("postdiv1_16fft_main_1_hsdivout5_clk", "pllfracf_ssmod_16fft_main_1_foutpostdiv_clk", (void *)0x681094, 0, 7, 0, 0);
+	k3_clk_divider("postdiv4_16ff_main_0_hsdivout5_clk", "pllfracf_ssmod_16fft_main_0_foutpostdiv_clk", (void *)0x680094, 0, 7, 0, 0);
+	k3_clk_divider("postdiv4_16ff_main_0_hsdivout6_clk", "pllfracf_ssmod_16fft_main_0_foutpostdiv_clk", (void *)0x680098, 0, 7, 0, 0);
+	k3_clk_divider("postdiv4_16ff_main_0_hsdivout8_clk", "pllfracf_ssmod_16fft_main_0_foutpostdiv_clk", (void *)0x6800a0, 0, 7, 0, 0);
+	k3_clk_divider("postdiv4_16ff_main_2_hsdivout5_clk", "pllfracf_ssmod_16fft_main_2_foutpostdiv_clk", (void *)0x682094, 0, 7, 0, 0);
+	k3_clk_divider("postdiv4_16ff_main_2_hsdivout8_clk", "pllfracf_ssmod_16fft_main_2_foutpostdiv_clk", (void *)0x6820a0, 0, 7, 0, 0);
+	k3_clk_divider("postdiv4_16ff_main_2_hsdivout9_clk", "pllfracf_ssmod_16fft_main_2_foutpostdiv_clk", (void *)0x6820a4, 0, 7, 0, 0);
+	k3_clk_mux("main_emmcsd0_io_clklb_sel_out0", main_emmcsd0_io_clklb_sel_out0_parents, 2, (void *)0x108160, 16, 1, 0);
+	k3_clk_mux("main_emmcsd1_io_clklb_sel_out0", main_emmcsd1_io_clklb_sel_out0_parents, 2, (void *)0x108168, 16, 1, 0);
+	k3_clk_mux("main_ospi_loopback_clk_sel_out0", main_ospi_loopback_clk_sel_out0_parents, 2, (void *)0x108500, 4, 1, 0);
+	k3_clk_mux("main_usb0_refclk_sel_out0", main_usb0_refclk_sel_out0_parents, 2, (void *)0x43008190, 0, 1, 0);
+	k3_clk_mux("main_usb1_refclk_sel_out0", main_usb1_refclk_sel_out0_parents, 2, (void *)0x43008194, 0, 1, 0);
+	k3_clk_divider("hsdiv0_16fft_main_12_hsdivout0_clk", "pllfracf_ssmod_16fft_main_12_foutvcop_clk", (void *)0x68c080, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv0_16fft_main_8_hsdivout0_clk", "pllfracf_ssmod_16fft_main_8_foutvcop_clk", (void *)0x688080, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv1_16fft_main_15_hsdivout0_clk", "pllfracf_ssmod_16fft_main_15_foutvcop_clk", (void *)0x68f080, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_0_hsdivout0_clk", "pllfracf_ssmod_16fft_main_0_foutvcop_clk", (void *)0x680080, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_0_hsdivout1_clk", "pllfracf_ssmod_16fft_main_0_foutvcop_clk", (void *)0x680084, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_0_hsdivout2_clk", "pllfracf_ssmod_16fft_main_0_foutvcop_clk", (void *)0x680088, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_0_hsdivout3_clk", "pllfracf_ssmod_16fft_main_0_foutvcop_clk", (void *)0x68008c, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_0_hsdivout4_clk", "pllfracf_ssmod_16fft_main_0_foutvcop_clk", (void *)0x680090, 0, 7, 0, 0);
+	k3_clk_div_devfreq("hsdiv4_16fft_main_1_hsdivout0_clk", "pllfracf_ssmod_16fft_main_1_foutvcop_clk", (void *)0x681080, 0, 7, 0, 0, 192000000);
+	k3_clk_divider("hsdiv4_16fft_main_1_hsdivout1_clk", "pllfracf_ssmod_16fft_main_1_foutvcop_clk", (void *)0x681084, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_1_hsdivout2_clk", "pllfracf_ssmod_16fft_main_1_foutvcop_clk", (void *)0x681088, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_2_hsdivout1_clk", "pllfracf_ssmod_16fft_main_2_foutvcop_clk", (void *)0x682084, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_2_hsdivout1_clk10", "pllfracf_ssmod_16fft_main_2_foutvcop_clk", (void *)0x682084, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_main_2_hsdivout2_clk", "pllfracf_ssmod_16fft_main_2_foutvcop_clk", (void *)0x682088, 0, 7, 0, 0);
+	k3_clk_divider("hsdiv4_16fft_mcu_0_hsdivout0_clk", "pllfracf_ssmod_16fft_mcu_0_foutvcop_clk", (void *)0x4040080, 0, 7, 0, 0);
+	k3_clk_mux_pllctrl("sam62_pll_ctrl_wrap_main_0_sysclkout_clk", sam62_pll_ctrl_wrap_main_0_sysclkout_clk_parents, 2, (void *)0x410000, 0);
+	k3_clk_divider("sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk", "sam62_pll_ctrl_wrap_main_0_sysclkout_clk", (void *)0x410118, 0, 5, 0, 0);
+	k3_clk_mux_pllctrl("sam62_pll_ctrl_wrap_mcu_0_sysclkout_clk", sam62_pll_ctrl_wrap_mcu_0_sysclkout_clk_parents, 2, (void *)0x4020000, 0);
+	k3_clk_divider("sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk", "sam62_pll_ctrl_wrap_mcu_0_sysclkout_clk", (void *)0x4020118, 0, 5, 0, 0);
+	k3_clk_mux("clkout0_ctrl_out0", clkout0_ctrl_out0_parents, 2, (void *)0x108010, 0, 1, 0);
+	k3_clk_mux("clk_32k_rc_sel_out0", clk_32k_rc_sel_out0_parents, 4, (void *)0x4508058, 0, 2, 0);
+	k3_clk_mux("main_cp_gemac_cpts_clk_sel_out0", main_cp_gemac_cpts_clk_sel_out0_parents, 8, (void *)0x108140, 0, 3, 0);
+	k3_clk_mux("main_emmcsd0_refclk_sel_out0", main_emmcsd0_refclk_sel_out0_parents, 2, (void *)0x108160, 0, 1, 0);
+	k3_clk_mux("main_emmcsd1_refclk_sel_out0", main_emmcsd1_refclk_sel_out0_parents, 2, (void *)0x108168, 0, 1, 0);
+	k3_clk_mux("main_gtcclk_sel_out0", main_gtcclk_sel_out0_parents, 8, (void *)0x43008030, 0, 3, 0);
+	k3_clk_mux("main_ospi_ref_clk_sel_out0", main_ospi_ref_clk_sel_out0_parents, 2, (void *)0x108500, 0, 1, 0);
+	k3_clk_div_devfreq("usart_programmable_clock_divider_out0", "hsdiv4_16fft_main_1_hsdivout0_clk", (void *)0x108240, 0, 2, 0, 0, 48000000);
+	k3_clk_mux("wkup_clkout_sel_out0", wkup_clkout_sel_out0_parents, 8, (void *)0x43008020, 0, 3, 0);
+	k3_clk_mux("wkup_clksel_out0", wkup_clksel_out0_parents, 2, (void *)0x43008010, 0, 1, 0);
+	k3_clk_mux("main_usart0_fclk_sel_out0", main_usart0_fclk_sel_out0_parents, 2, (void *)0x108280, 0, 1, 0);
+	k3_clk_divider("hsdiv4_16fft_mcu_0_hsdivout1_clk", "pllfracf_ssmod_16fft_mcu_0_foutvcop_clk", (void *)0x4040084, 0, 7, 0, 0);
+	clk_fixed("mshsi2c_wkup_0_porscl", 0);
+	k3_clk_divider("sam62_pll_ctrl_wrap_main_0_chip_div24_clk_clk", "sam62_pll_ctrl_wrap_main_0_sysclkout_clk", (void *)0x41011c, 0, 5, 0, 0);
+	k3_clk_divider("sam62_pll_ctrl_wrap_mcu_0_chip_div24_clk_clk", "sam62_pll_ctrl_wrap_mcu_0_sysclkout_clk", (void *)0x402011c, 0, 5, 0, 0);
+
+	ret = of_clk_add_provider(dev->of_node, of_clk_ti_k3_get, &am625_lookup);
+	if (ret < 0)
+		pr_err("failed to register clks for i.MX8MM\n");
+
+	return 0;
+};
+
+static int ti_k3_clk_probe(struct device *dev)
+{
+	if (of_machine_is_compatible("ti,am625"))
+                return am625_clk_init(dev);
+
+	return dev_err_probe(dev, -EINVAL, "Unknown SoC\n");
+}
+
+static __maybe_unused struct of_device_id ti_k3_clk_dt_ids[] = {
+	{
+		.compatible = "ti,k2g-sci-clk",
+	}, {
+		/* sentinel */
+	}
+};
+
+static struct driver ti_k3_clk_driver = {
+	.probe = ti_k3_clk_probe,
+	.name = "ti-k3-clk",
+	.of_compatible = ti_k3_clk_dt_ids,
+};
+
+core_platform_driver(ti_k3_clk_driver);
diff --git a/drivers/clk/k3/pll.c b/drivers/clk/k3/pll.c
new file mode 100644
index 0000000000..c76a91b1d0
--- /dev/null
+++ b/drivers/clk/k3/pll.c
@@ -0,0 +1,375 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Texas Instruments K3 SoC PLL clock driver
+ *
+ * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
+ *	Tero Kristo <t-kristo@ti.com>
+ */
+
+#include <io.h>
+#include <errno.h>
+#include <linux/clk-provider.h>
+#include <linux/rational.h>
+#include <linux/slab.h>
+#include <linux/bitmap.h>
+#include <linux/printk.h>
+#include <soc/k3/clk.h>
+
+#include "ti-k3-clk.h"
+
+/* 16FFT register offsets */
+#define PLL_16FFT_CFG			0x08
+#define PLL_KICK0			0x10
+#define PLL_KICK1			0x14
+#define PLL_16FFT_CTRL			0x20
+#define PLL_16FFT_STAT			0x24
+#define PLL_16FFT_FREQ_CTRL0		0x30
+#define PLL_16FFT_FREQ_CTRL1		0x34
+#define PLL_16FFT_DIV_CTRL		0x38
+#define PLL_16FFT_CAL_CTRL		0x60
+#define PLL_16FFT_CAL_STAT		0x64
+
+/* CAL STAT register bits */
+#define PLL_16FFT_CAL_STAT_CAL_LOCK	BIT(31)
+
+/* CFG register bits */
+#define PLL_16FFT_CFG_PLL_TYPE_SHIFT	(0)
+#define PLL_16FFT_CFG_PLL_TYPE_MASK	(0x3 << 0)
+#define PLL_16FFT_CFG_PLL_TYPE_FRACF	1
+
+/* CAL CTRL register bits */
+#define PLL_16FFT_CAL_CTRL_CAL_EN               BIT(31)
+#define PLL_16FFT_CAL_CTRL_FAST_CAL             BIT(20)
+#define PLL_16FFT_CAL_CTRL_CAL_BYP              BIT(15)
+#define PLL_16FFT_CAL_CTRL_CAL_CNT_SHIFT        16
+#define PLL_16FFT_CAL_CTRL_CAL_CNT_MASK         (0x7 << 16)
+
+/* CTRL register bits */
+#define PLL_16FFT_CTRL_BYPASS_EN	BIT(31)
+#define PLL_16FFT_CTRL_PLL_EN		BIT(15)
+#define PLL_16FFT_CTRL_DSM_EN		BIT(1)
+
+/* STAT register bits */
+#define PLL_16FFT_STAT_LOCK		BIT(0)
+
+/* FREQ_CTRL0 bits */
+#define PLL_16FFT_FREQ_CTRL0_FB_DIV_INT_MASK	0xfff
+
+/* DIV CTRL register bits */
+#define PLL_16FFT_DIV_CTRL_REF_DIV_MASK		0x3f
+
+/* HSDIV register bits*/
+#define PLL_16FFT_HSDIV_CTRL_CLKOUT_EN          BIT(15)
+
+/* FREQ_CTRL1 bits */
+#define PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_BITS	24
+#define PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_MASK	0xffffff
+#define PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_SHIFT	0
+
+/* KICK register magic values */
+#define PLL_KICK0_VALUE				0x68ef3490
+#define PLL_KICK1_VALUE				0xd172bc5a
+
+/**
+ * struct ti_pll_clk - TI PLL clock data info structure
+ * @clk: core clock structure
+ * @reg: memory address of the PLL controller
+ */
+struct ti_pll_clk {
+	struct clk_hw hw;
+	void __iomem *reg;
+	const char *parent;
+};
+
+static inline struct ti_pll_clk *to_pll(struct clk_hw *hw)
+{
+	return container_of(hw, struct ti_pll_clk, hw);
+}
+
+static int ti_pll_wait_for_lock(struct ti_pll_clk *pll)
+{
+	u32 stat;
+	u32 cfg;
+	u32 cal;
+	u32 freq_ctrl1;
+	int i;
+	u32 pllfm;
+	u32 pll_type;
+	int success;
+
+	for (i = 0; i < 100000; i++) {
+		stat = readl(pll->reg + PLL_16FFT_STAT);
+		if (stat & PLL_16FFT_STAT_LOCK) {
+			success = 1;
+			break;
+		}
+	}
+
+	/* Enable calibration if not in fractional mode of the FRACF PLL */
+	freq_ctrl1 = readl(pll->reg + PLL_16FFT_FREQ_CTRL1);
+	pllfm = freq_ctrl1 & PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_MASK;
+	pllfm >>= PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_SHIFT;
+	cfg = readl(pll->reg + PLL_16FFT_CFG);
+	pll_type = (cfg & PLL_16FFT_CFG_PLL_TYPE_MASK) >> PLL_16FFT_CFG_PLL_TYPE_SHIFT;
+
+	if (success && pll_type == PLL_16FFT_CFG_PLL_TYPE_FRACF && pllfm == 0) {
+		cal = readl(pll->reg + PLL_16FFT_CAL_CTRL);
+
+		/* Enable calibration for FRACF */
+		cal |= PLL_16FFT_CAL_CTRL_CAL_EN;
+
+		/* Enable fast cal mode */
+		cal |= PLL_16FFT_CAL_CTRL_FAST_CAL;
+
+		/* Disable calibration bypass */
+		cal &= ~PLL_16FFT_CAL_CTRL_CAL_BYP;
+
+		/* Set CALCNT to 2 */
+		cal &= ~PLL_16FFT_CAL_CTRL_CAL_CNT_MASK;
+		cal |= 2 << PLL_16FFT_CAL_CTRL_CAL_CNT_SHIFT;
+
+		/* Note this register does not readback the written value. */
+		writel(cal, pll->reg + PLL_16FFT_CAL_CTRL);
+
+		success = 0;
+		for (i = 0; i < 100000; i++) {
+			stat = readl(pll->reg + PLL_16FFT_CAL_STAT);
+			if (stat & PLL_16FFT_CAL_STAT_CAL_LOCK) {
+				success = 1;
+				break;
+			}
+		}
+	}
+
+	if (success == 0) {
+		pr_err("%s: pll (%s) failed to lock\n", __func__,
+		       pll->hw.clk.name);
+		return -EBUSY;
+	} else {
+		return 0;
+	}
+}
+
+static unsigned long ti_pll_clk_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)
+{
+	struct ti_pll_clk *pll = to_pll(hw);
+	u64 current_freq;
+	u64 parent_freq = parent_rate;
+	u32 pllm;
+	u32 plld;
+	u32 pllfm;
+	u32 ctrl;
+
+	/* Check if we are in bypass */
+	ctrl = readl(pll->reg + PLL_16FFT_CTRL);
+	if (ctrl & PLL_16FFT_CTRL_BYPASS_EN)
+		return parent_freq;
+
+	pllm = readl(pll->reg + PLL_16FFT_FREQ_CTRL0);
+	pllfm = readl(pll->reg + PLL_16FFT_FREQ_CTRL1);
+
+	plld = readl(pll->reg + PLL_16FFT_DIV_CTRL) &
+		PLL_16FFT_DIV_CTRL_REF_DIV_MASK;
+
+	current_freq = parent_freq * pllm;
+
+	do_div(current_freq, plld);
+
+	if (pllfm) {
+		u64 tmp;
+
+		tmp = parent_freq * pllfm;
+		do_div(tmp, plld);
+		tmp >>= PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_BITS;
+		current_freq += tmp;
+	}
+
+	return current_freq;
+}
+
+static int ti_pll_clk_set_rate(struct ti_pll_clk *pll, unsigned long rate,
+			       unsigned long parent_rate)
+{
+	u64 parent_freq = parent_rate;
+	int ret;
+	u32 ctrl;
+	unsigned long pllm;
+	u32 pllfm = 0;
+	unsigned long plld;
+	u32 div_ctrl;
+	u32 rem;
+	int shift;
+
+	if (rate != parent_freq)
+		/*
+		 * Attempt with higher max multiplier value first to give
+		 * some space for fractional divider to kick in.
+		 */
+		for (shift = 8; shift >= 0; shift -= 8) {
+			rational_best_approximation(rate, parent_freq,
+				((PLL_16FFT_FREQ_CTRL0_FB_DIV_INT_MASK + 1) << shift) - 1,
+				PLL_16FFT_DIV_CTRL_REF_DIV_MASK, &pllm, &plld);
+			if (pllm / plld <= PLL_16FFT_FREQ_CTRL0_FB_DIV_INT_MASK)
+				break;
+		}
+
+	/* Put PLL to bypass mode */
+	ctrl = readl(pll->reg + PLL_16FFT_CTRL);
+	ctrl |= PLL_16FFT_CTRL_BYPASS_EN;
+	writel(ctrl, pll->reg + PLL_16FFT_CTRL);
+
+	if (rate == parent_freq)
+		return 0;
+
+	pr_debug("%s: pre-frac-calc: rate=%u, parent_freq=%u, plld=%u, pllm=%u\n",
+	      __func__, (u32)rate, (u32)parent_freq, (u32)plld, (u32)pllm);
+
+	/* Check if we need fractional config */
+	if (plld > 1) {
+		pllfm = pllm % plld;
+		pllfm <<= PLL_16FFT_FREQ_CTRL1_FB_DIV_FRAC_BITS;
+		rem = pllfm % plld;
+		pllfm /= plld;
+		if (rem)
+			pllfm++;
+		pllm /= plld;
+		plld = 1;
+	}
+
+	if (pllfm)
+		ctrl |= PLL_16FFT_CTRL_DSM_EN;
+	else
+		ctrl &= ~PLL_16FFT_CTRL_DSM_EN;
+
+	writel(pllm, pll->reg + PLL_16FFT_FREQ_CTRL0);
+	writel(pllfm, pll->reg + PLL_16FFT_FREQ_CTRL1);
+
+	/*
+	 * div_ctrl register contains other divider values, so rmw
+	 * only plld and leave existing values alone
+	 */
+	div_ctrl = readl(pll->reg + PLL_16FFT_DIV_CTRL);
+	div_ctrl &= ~PLL_16FFT_DIV_CTRL_REF_DIV_MASK;
+	div_ctrl |= plld;
+	writel(div_ctrl, pll->reg + PLL_16FFT_DIV_CTRL);
+
+	ctrl &= ~PLL_16FFT_CTRL_BYPASS_EN;
+	ctrl |= PLL_16FFT_CTRL_PLL_EN;
+	writel(ctrl, pll->reg + PLL_16FFT_CTRL);
+
+	ret = ti_pll_wait_for_lock(pll);
+	if (ret)
+		return ret;
+
+	pr_debug("%s: pllm=%u, plld=%u, pllfm=%u, parent_freq=%u\n",
+		 __func__, (u32)pllm, (u32)plld, (u32)pllfm, (u32)parent_freq);
+
+	return 0;
+}
+
+static int __ti_pll_clk_set_rate(struct clk_hw *hw, unsigned long rate,
+				 unsigned long parent_rate)
+{
+	struct ti_pll_clk *pll = to_pll(hw);
+
+	return ti_pll_clk_set_rate(pll, rate, parent_rate);
+}
+
+static long ti_pll_clk_round_rate(struct clk_hw *hw, unsigned long rate,
+				  unsigned long *prate)
+{
+	return rate; /* FIXME */
+}
+
+static int ti_pll_clk_enable(struct clk_hw *hw)
+{
+	struct ti_pll_clk *pll = to_pll(hw);
+	u32 ctrl;
+
+	ctrl = readl(pll->reg + PLL_16FFT_CTRL);
+	ctrl &= ~PLL_16FFT_CTRL_BYPASS_EN;
+	ctrl |= PLL_16FFT_CTRL_PLL_EN;
+	writel(ctrl, pll->reg + PLL_16FFT_CTRL);
+
+	return ti_pll_wait_for_lock(pll);
+}
+
+static void ti_pll_clk_disable(struct clk_hw *hw)
+{
+	struct ti_pll_clk *pll = to_pll(hw);
+	u32 ctrl;
+
+	ctrl = readl(pll->reg + PLL_16FFT_CTRL);
+	ctrl |= PLL_16FFT_CTRL_BYPASS_EN;
+	writel(ctrl, pll->reg + PLL_16FFT_CTRL);
+}
+
+static const struct clk_ops ti_pll_clk_ops = {
+	.recalc_rate = ti_pll_clk_recalc_rate,
+	.round_rate = ti_pll_clk_round_rate,
+	.set_rate = __ti_pll_clk_set_rate,
+	.enable = ti_pll_clk_enable,
+	.disable = ti_pll_clk_disable,
+};
+
+void ti_k3_pll_init(void __iomem *reg)
+{
+	u32 cfg, ctrl, hsdiv_presence_bit, hsdiv_ctrl_offs;
+	int i;
+
+	/* Unlock the PLL registers */
+	writel(PLL_KICK0_VALUE, reg + PLL_KICK0);
+	writel(PLL_KICK1_VALUE, reg + PLL_KICK1);
+
+	/* Enable all HSDIV outputs */
+	cfg = readl(reg + PLL_16FFT_CFG);
+	for (i = 0; i < 16; i++) {
+		hsdiv_presence_bit = BIT(16 + i);
+		hsdiv_ctrl_offs = 0x80 + (i * 4);
+		/* Enable HSDIV output if present */
+		if ((hsdiv_presence_bit & cfg) != 0UL) {
+			ctrl = readl(reg + hsdiv_ctrl_offs);
+			ctrl |= PLL_16FFT_HSDIV_CTRL_CLKOUT_EN;
+			writel(ctrl, reg + hsdiv_ctrl_offs);
+		}
+	}
+}
+
+int ti_k3_pll_set_rate(void __iomem *reg, unsigned long rate, unsigned long parent_rate)
+{
+	struct ti_pll_clk pll = {
+		.reg = reg,
+		.hw.clk.name = "PBL",
+	};
+
+	return ti_pll_clk_set_rate(&pll, rate, parent_rate);
+}
+
+struct clk *clk_register_ti_k3_pll(const char *name, const char *parent_name,
+				   void __iomem *reg)
+{
+	struct ti_pll_clk *pll;
+	int ret;
+
+	pll = kzalloc(sizeof(*pll), GFP_KERNEL);
+	if (!pll)
+		return ERR_PTR(-ENOMEM);
+
+	pll->reg = reg;
+
+	pll->parent = parent_name;
+	pll->hw.clk.ops = &ti_pll_clk_ops;
+	pll->hw.clk.name = name;
+	pll->hw.clk.parent_names = &pll->parent;
+	pll->hw.clk.num_parents = 1;
+
+	ti_k3_pll_init(pll->reg);
+
+	ret = bclk_register(&pll->hw.clk);
+	if (ret) {
+		kfree(pll);
+		return ERR_PTR(ret);
+	}
+
+	return &pll->hw.clk;
+}
diff --git a/drivers/clk/k3/ti-k3-clk.h b/drivers/clk/k3/ti-k3-clk.h
new file mode 100644
index 0000000000..88980412bf
--- /dev/null
+++ b/drivers/clk/k3/ti-k3-clk.h
@@ -0,0 +1,8 @@
+#ifndef __TI_K3_CLK_H
+#define __TI_K3_CLK_H
+
+struct clk *clk_register_ti_k3_pll(const char *name, const char *parent_name,
+				   void __iomem *reg);
+
+#endif
+
diff --git a/include/soc/k3/clk.h b/include/soc/k3/clk.h
new file mode 100644
index 0000000000..a9921f5a9c
--- /dev/null
+++ b/include/soc/k3/clk.h
@@ -0,0 +1,7 @@
+#ifndef __SOC_K3_CLK_H
+#define __SOC_K3_CLK_H
+
+void ti_k3_pll_init(void __iomem *reg);
+int ti_k3_pll_set_rate(void __iomem *reg, unsigned long rate, unsigned long parent_rate);
+
+#endif /* __SOC_K3_CLK_H */

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 09/20] pmdomain: add K3 driver
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (7 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 08/20] clk: add K3 clk driver Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 10/20] rproc: add K3 arm64 rproc driver Sascha Hauer
                   ` (10 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

The power domain support for K3 SoCs is implemented on the Cortex-R5
boot processor by the ti-dm firmware binary. The A53 cores access the
power domains via mailboxes. However, during early boot we are running
barebox on the Cortex-R5 processor and the ti-dm firmware is not yet
running, so we must implement our own driver for the power domains.
Code is based on U-Boot-2025.01-rc1.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/pmdomain/ti/Kconfig  |   4 +
 drivers/pmdomain/ti/Makefile |   1 +
 drivers/pmdomain/ti/ti-k3.c  | 479 +++++++++++++++++++++++++++++++++++++++++++
 3 files changed, 484 insertions(+)

diff --git a/drivers/pmdomain/ti/Kconfig b/drivers/pmdomain/ti/Kconfig
index f34a5146c1..fc65e34118 100644
--- a/drivers/pmdomain/ti/Kconfig
+++ b/drivers/pmdomain/ti/Kconfig
@@ -6,3 +6,7 @@ config TI_SCI_PM_DOMAINS
 	help
 	  Generic power domain implementation for TI device implementing
 	  the TI SCI protocol.
+
+config TI_K3_PM_DOMAINS
+	bool "TI K3 PM Domains Driver"
+	depends on MACH_K3_CORTEX_R5 || COMPILE_TEST
diff --git a/drivers/pmdomain/ti/Makefile b/drivers/pmdomain/ti/Makefile
index ab582e04a8..e5d56da052 100644
--- a/drivers/pmdomain/ti/Makefile
+++ b/drivers/pmdomain/ti/Makefile
@@ -1,2 +1,3 @@
 # SPDX-License-Identifier: GPL-2.0-only
 obj-$(CONFIG_TI_SCI_PM_DOMAINS) += ti_sci_pm_domains.o
+obj-$(CONFIG_TI_K3_PM_DOMAINS) += ti-k3.o
diff --git a/drivers/pmdomain/ti/ti-k3.c b/drivers/pmdomain/ti/ti-k3.c
new file mode 100644
index 0000000000..33bffeaca0
--- /dev/null
+++ b/drivers/pmdomain/ti/ti-k3.c
@@ -0,0 +1,479 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Texas Instruments power domain driver
+ *
+ * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
+ *	Tero Kristo <t-kristo@ti.com>
+ */
+
+#define pr_fmt(fmt)     "ti-k3-pm-domain: " fmt
+
+#include <io.h>
+#include <of_device.h>
+#include <malloc.h>
+#include <init.h>
+#include <pm_domain.h>
+#include <linux/iopoll.h>
+#include <linux/kernel.h>
+#include <linux/device.h>
+
+#define PSC_PTCMD		0x120
+#define PSC_PTCMD_H		0x124
+#define PSC_PTSTAT		0x128
+#define PSC_PTSTAT_H		0x12C
+#define PSC_PDSTAT		0x200
+#define PSC_PDCTL		0x300
+#define PSC_MDSTAT		0x800
+#define PSC_MDCTL		0xa00
+
+#define PDCTL_STATE_MASK		0x1
+#define PDCTL_STATE_OFF			0x0
+#define PDCTL_STATE_ON			0x1
+
+#define MDSTAT_STATE_MASK		0x3f
+#define MDSTAT_BUSY_MASK		0x30
+#define MDSTAT_STATE_SWRSTDISABLE	0x0
+#define MDSTAT_STATE_ENABLE		0x3
+
+#define LPSC_TIMEOUT		1000
+#define PD_TIMEOUT		1000
+
+#define LPSC_MODULE_EXISTS      BIT(0)
+#define LPSC_NO_CLOCK_GATING    BIT(1)
+#define LPSC_DEPENDS            BIT(2)
+#define LPSC_HAS_RESET_ISO      BIT(3)
+#define LPSC_HAS_LOCAL_RESET    BIT(4)
+#define LPSC_NO_MODULE_RESET    BIT(5)
+
+#define PSC_PD_EXISTS           BIT(0)
+#define PSC_PD_ALWAYSON         BIT(1)
+#define PSC_PD_DEPENDS          BIT(2)
+
+#define MDSTAT_STATE_MASK		0x3f
+#define MDSTAT_BUSY_MASK		0x30
+#define MDSTAT_STATE_SWRSTDISABLE	0x0
+#define MDSTAT_STATE_ENABLE		0x3
+
+struct ti_psc {
+	int id;
+	void __iomem *base;
+};
+
+struct ti_pd;
+
+struct ti_pd {
+	int id;
+	int usecount;
+	struct ti_psc *psc;
+	struct ti_pd *depend;
+};
+
+struct ti_lpsc;
+
+struct ti_lpsc {
+	int id;
+	int usecount;
+	struct ti_psc *psc;
+	struct ti_pd *pd;
+	struct ti_lpsc *depend;
+};
+
+struct ti_dev {
+	int lpsc;
+	int id;
+};
+
+/**
+ * struct ti_k3_pd_platdata - pm domain controller information structure
+ */
+struct ti_k3_pd_platdata {
+	struct ti_psc *psc;
+	struct ti_pd *pd;
+	struct ti_lpsc *lpsc;
+	struct ti_dev *devs;
+	int num_psc;
+	int num_pd;
+	int num_lpsc;
+	int num_devs;
+};
+
+struct ti_k3_pm_domain {
+	struct generic_pm_domain genpd;
+	struct ti_lpsc *lpsc;
+};
+
+struct ti_k3_priv {
+	const struct ti_k3_pd_platdata *data;
+	struct genpd_onecell_data pd_data;
+	struct ti_k3_pm_domain *pd;
+};
+
+static u32 psc_read(struct ti_psc *psc, u32 reg)
+{
+	return readl(psc->base + reg);
+}
+
+static void psc_write(u32 val, struct ti_psc *psc, u32 reg)
+{
+	writel(val, psc->base + reg);
+}
+
+static u32 pd_read(struct ti_pd *pd, u32 reg)
+{
+	return psc_read(pd->psc, reg + 4 * pd->id);
+}
+
+static void pd_write(u32 val, struct ti_pd *pd, u32 reg)
+{
+	psc_write(val, pd->psc, reg + 4 * pd->id);
+}
+
+static u32 lpsc_read(struct ti_lpsc *lpsc, u32 reg)
+{
+	return psc_read(lpsc->psc, reg + 4 * lpsc->id);
+}
+
+static void lpsc_write(u32 val, struct ti_lpsc *lpsc, u32 reg)
+{
+	psc_write(val, lpsc->psc, reg + 4 * lpsc->id);
+}
+
+static int ti_pd_wait(struct ti_pd *pd)
+{
+	u32 ptstat;
+	u32 pdoffset = 0;
+	u32 ptstatreg = PSC_PTSTAT;
+	int ret;
+
+	if (pd->id > 31) {
+		pdoffset = 32;
+		ptstatreg = PSC_PTSTAT_H;
+	}
+
+	ret = readl_poll_timeout(pd->psc->base + ptstatreg, ptstat,
+				 !(ptstat & BIT(pd->id - pdoffset)), PD_TIMEOUT);
+
+	if (ret)
+		pr_err("%s: psc%d, pd%d failed to transition.\n", __func__,
+		       pd->psc->id, pd->id);
+
+	return ret;
+}
+
+static void ti_pd_transition(struct ti_pd *pd)
+{
+	u32 pdoffset = 0;
+	u32 ptcmdreg = PSC_PTCMD;
+
+	if (pd->id > 31) {
+		pdoffset = 32;
+		ptcmdreg = PSC_PTCMD_H;
+	}
+
+	psc_write(BIT(pd->id - pdoffset), pd->psc, ptcmdreg);
+}
+
+static int ti_pd_get(struct ti_pd *pd)
+{
+	u32 pdctl;
+	int ret;
+
+	pd->usecount++;
+
+	if (pd->usecount > 1)
+		return 0;
+
+	if (pd->depend) {
+		ret = ti_pd_get(pd->depend);
+		if (ret)
+			return ret;
+		ti_pd_transition(pd->depend);
+		ret = ti_pd_wait(pd->depend);
+		if (ret)
+			return ret;
+	}
+
+	pdctl = pd_read(pd, PSC_PDCTL);
+
+	if ((pdctl & PDCTL_STATE_MASK) == PDCTL_STATE_ON)
+		return 0;
+
+	pr_debug("%s: enabling psc:%d, pd:%d\n", __func__, pd->psc->id, pd->id);
+
+	pdctl &= ~PDCTL_STATE_MASK;
+	pdctl |= PDCTL_STATE_ON;
+
+	pd_write(pdctl, pd, PSC_PDCTL);
+
+	return 0;
+}
+
+static int ti_pd_put(struct ti_pd *pd)
+{
+	u32 pdctl;
+	int ret;
+
+	pd->usecount--;
+
+	if (pd->usecount > 0)
+		return 0;
+
+	pdctl = pd_read(pd, PSC_PDCTL);
+	if ((pdctl & PDCTL_STATE_MASK) == PDCTL_STATE_OFF)
+		return 0;
+
+	pdctl &= ~PDCTL_STATE_MASK;
+	pdctl |= PDCTL_STATE_OFF;
+
+	pr_debug("%s: disabling psc:%d, pd:%d\n", __func__, pd->psc->id, pd->id);
+
+	pd_write(pdctl, pd, PSC_PDCTL);
+
+	if (pd->depend) {
+		ti_pd_transition(pd);
+		ret = ti_pd_wait(pd);
+		if (ret)
+			return ret;
+
+		ret = ti_pd_put(pd->depend);
+		if (ret)
+			return ret;
+		ti_pd_transition(pd->depend);
+		ret = ti_pd_wait(pd->depend);
+		if (ret)
+			return ret;
+	}
+
+	return 0;
+}
+
+static int ti_lpsc_wait(struct ti_lpsc *lpsc)
+{
+	u32 mdstat;
+	int ret;
+
+	ret = readl_poll_timeout(lpsc->psc->base + PSC_MDSTAT + lpsc->id * 4,
+				 mdstat,
+				 !(mdstat & MDSTAT_BUSY_MASK), LPSC_TIMEOUT);
+
+	if (ret)
+		pr_err("%s: module %d failed to transition.\n", __func__,
+		       lpsc->id);
+
+	return ret;
+}
+
+static int ti_lpsc_transition(struct ti_lpsc *lpsc, u8 state)
+{
+	struct ti_pd *psc_pd;
+	int ret;
+	u32 mdctl;
+
+	psc_pd = lpsc->pd;
+
+	if (state == MDSTAT_STATE_ENABLE) {
+		lpsc->usecount++;
+		if (lpsc->usecount > 1)
+			return 0;
+	} else {
+		lpsc->usecount--;
+		if (lpsc->usecount >= 1)
+			return 0;
+	}
+
+	pr_debug("%s: transitioning psc:%d, lpsc:%d to %x\n", __func__,
+		 lpsc->psc->id, lpsc->id, state);
+
+	if (lpsc->depend)
+		ti_lpsc_transition(lpsc->depend, state);
+
+	mdctl = lpsc_read(lpsc, PSC_MDCTL);
+	if ((mdctl & MDSTAT_STATE_MASK) == state)
+		return 0;
+
+	if (state == MDSTAT_STATE_ENABLE)
+		ti_pd_get(psc_pd);
+	else
+		ti_pd_put(psc_pd);
+
+	mdctl &= ~MDSTAT_STATE_MASK;
+	mdctl |= state;
+
+	lpsc_write(mdctl, lpsc, PSC_MDCTL);
+
+	ti_pd_transition(psc_pd);
+
+	ret = ti_pd_wait(psc_pd);
+	if (ret)
+		return ret;
+
+	return ti_lpsc_wait(lpsc);
+}
+
+static inline struct ti_k3_pm_domain *to_ti_k3_pd(struct generic_pm_domain *gpd)
+{
+	return container_of(gpd, struct ti_k3_pm_domain, genpd);
+}
+
+static int ti_k3_pm_domain_on(struct generic_pm_domain *domain)
+{
+	struct ti_k3_pm_domain *pd = to_ti_k3_pd(domain);
+
+	return ti_lpsc_transition(pd->lpsc, MDSTAT_STATE_ENABLE);
+}       
+        
+static int ti_k3_pm_domain_off(struct generic_pm_domain *domain)
+{       
+	struct ti_k3_pm_domain *pd = to_ti_k3_pd(domain);
+
+	return ti_lpsc_transition(pd->lpsc, MDSTAT_STATE_SWRSTDISABLE);
+}       
+
+static struct ti_psc am625_psc[] = {
+	[0] = { .id = 0, .base = (void *)0x04000000 },
+	[1] = { .id = 1, .base = (void *)0x00400000 },
+};
+
+static struct ti_pd am625_pd[] = {
+	[0] = { .id = 0, .psc = &am625_psc[1], },
+	[1] = { .id = 2, .psc = &am625_psc[1], .depend = &am625_pd[0] },
+	[2] = { .id = 3, .psc = &am625_psc[1], .depend = &am625_pd[0] },
+	[3] = { .id = 4, .psc = &am625_psc[1], .depend = &am625_pd[2] },
+	[4] = { .id = 5, .psc = &am625_psc[1], .depend = &am625_pd[2] },
+};
+
+static struct ti_lpsc am625_lpsc[] = {
+	[0] = { .id = 0, .psc = &am625_psc[1], .pd = &am625_pd[0], },
+	[1] = { .id = 9, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[11] },
+	[2] = { .id = 10, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[1] },
+	[3] = { .id = 11, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[2] },
+	[4] = { .id = 12, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[8] },
+	[5] = { .id = 13, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[9] },
+	[6] = { .id = 20, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[11] },
+	[7] = { .id = 21, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[11] },
+	[8] = { .id = 23, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[11] },
+	[9] = { .id = 24, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[11] },
+	[10] = { .id = 28, .psc = &am625_psc[1], .pd = &am625_pd[0], .depend = &am625_lpsc[11] },
+	[11] = { .id = 34, .psc = &am625_psc[1], .pd = &am625_pd[0], },
+	[12] = { .id = 41, .psc = &am625_psc[1], .pd = &am625_pd[1], .depend = &am625_lpsc[11] },
+	[13] = { .id = 42, .psc = &am625_psc[1], .pd = &am625_pd[2], .depend = &am625_lpsc[11] },
+	[14] = { .id = 45, .psc = &am625_psc[1], .pd = &am625_pd[3], .depend = &am625_lpsc[13] },
+	[15] = { .id = 46, .psc = &am625_psc[1], .pd = &am625_pd[4], .depend = &am625_lpsc[13] },
+};
+
+static struct ti_dev am625_dev[] = {
+	{ .id = 16,  .lpsc = 0 },
+	{ .id = 77,  .lpsc = 0 },
+	{ .id = 61,  .lpsc = 0 },
+	{ .id = 95,  .lpsc = 0 },
+	{ .id = 107, .lpsc = 0 },
+	{ .id = 170, .lpsc = 1 },
+	{ .id = 177, .lpsc = 2 },
+	{ .id = 55,  .lpsc = 3 },
+	{ .id = 178, .lpsc = 4 },
+	{ .id = 179, .lpsc = 5 },
+	{ .id = 57,  .lpsc = 6 },
+	{ .id = 58,  .lpsc = 7 },
+	{ .id = 161, .lpsc = 8 },
+	{ .id = 162, .lpsc = 9 },
+	{ .id = 75,  .lpsc = 10 },
+	{ .id = 36,  .lpsc = 11 },
+	{ .id = 102, .lpsc = 11 },
+	{ .id = 146, .lpsc = 11 },
+	{ .id = 13,  .lpsc = 12 },
+	{ .id = 166, .lpsc = 13 },
+	{ .id = 135, .lpsc = 14 },
+	{ .id = 136, .lpsc = 15 },
+};
+
+const struct ti_k3_pd_platdata am62x_pd_platdata = {
+	.psc = am625_psc,
+	.pd = am625_pd,
+	.lpsc = am625_lpsc,
+	.devs = am625_dev,
+	.num_psc = ARRAY_SIZE(am625_psc),
+	.num_pd = ARRAY_SIZE(am625_pd),
+	.num_lpsc = ARRAY_SIZE(am625_lpsc),
+	.num_devs = ARRAY_SIZE(am625_dev),
+};
+
+static struct generic_pm_domain *ti_k3_pd_xlate(struct of_phandle_args *args,
+						void *data)
+{
+	struct genpd_onecell_data *genpd_data = data;
+	struct ti_k3_priv *priv = container_of(genpd_data, struct ti_k3_priv, pd_data);
+	unsigned int idx = args->args[0];
+	int i;
+
+	for (i = 0; i < priv->data->num_devs; i++)
+		if (priv->data->devs[i].id == idx) {
+			unsigned int lpsc = priv->data->devs[i].lpsc;
+			pr_debug("Translate: %d -> %d\n", idx, lpsc);
+			return &priv->pd[lpsc].genpd;
+		}
+
+	return 0;
+}
+
+static int ti_k3_pm_domain_probe(struct device *dev)
+{
+	struct ti_k3_priv *priv;
+	const struct ti_k3_pd_platdata *data;
+	struct ti_k3_pm_domain *pd;
+	struct generic_pm_domain **domains;
+	struct genpd_onecell_data *pd_data;
+	int num_domains;
+	int i;
+
+	priv = xzalloc(sizeof(*priv));
+
+	if (of_machine_is_compatible("ti,am625"))
+		data = &am62x_pd_platdata;
+	else
+		return dev_err_probe(dev, -EINVAL, "Unknown SoC\n");
+
+	priv->data = data;
+
+	num_domains = data->num_lpsc;
+
+	pd = devm_kcalloc(dev, num_domains, sizeof(*pd), GFP_KERNEL);
+	if (!pd)
+		return -ENOMEM;
+
+	domains = devm_kcalloc(dev, num_domains, sizeof(*domains), GFP_KERNEL);
+	if (!domains)
+		return -ENOMEM;
+
+	priv->pd = pd;
+
+	for (i = 0; i < num_domains; i++, pd++) {
+		pd->genpd.name = basprintf("pd:%d", i);
+		pd->lpsc = &data->lpsc[i];
+		pd->genpd.power_off = ti_k3_pm_domain_off;
+		pd->genpd.power_on = ti_k3_pm_domain_on;
+
+		pm_genpd_init(&pd->genpd, NULL, true);
+
+		domains[i] = &pd->genpd;
+	}
+
+	pd_data = &priv->pd_data;
+
+	pd_data->domains = domains;
+	pd_data->num_domains = num_domains;
+	pd_data->xlate = ti_k3_pd_xlate;
+
+	return of_genpd_add_provider_onecell(dev->of_node, pd_data);
+}
+
+static const struct of_device_id ti_k3_power_domain_of_match[] = {
+	{ .compatible = "ti,sci-pm-domain" },
+	{ /* sentinel */ }
+};
+
+static struct driver ti_k3_pm_domains_driver = {
+        .probe = ti_k3_pm_domain_probe,
+        .name = "ti_k3_pm_domains",
+        .of_match_table = ti_k3_power_domain_of_match,
+};
+core_platform_driver(ti_k3_pm_domains_driver);

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 10/20] rproc: add K3 arm64 rproc driver
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (8 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 09/20] pmdomain: add K3 driver Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 11/20] ARM: k3: add k3_debug_ll_init() Sascha Hauer
                   ` (9 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

This adds support for starting the A53 cores from the Cortex-R5 core.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/remoteproc/ti_k3_arm64_rproc.c | 226 +++++++++++++++++++++++++++++++++
 drivers/remoteproc/ti_sci_proc.h       | 149 ++++++++++++++++++++++
 2 files changed, 375 insertions(+)

diff --git a/drivers/remoteproc/ti_k3_arm64_rproc.c b/drivers/remoteproc/ti_k3_arm64_rproc.c
new file mode 100644
index 0000000000..47fe570408
--- /dev/null
+++ b/drivers/remoteproc/ti_k3_arm64_rproc.c
@@ -0,0 +1,226 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Texas Instruments' K3 ARM64 Remoteproc driver
+ *
+ * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com/
+ *	Lokesh Vutla <lokeshvutla@ti.com>
+ *
+ */
+
+#include <driver.h>
+#include <linux/remoteproc.h>
+#include <linux/printk.h>
+#include <errno.h>
+#include <linux/clk.h>
+#include <io.h>
+#include <of.h>
+#include <soc/ti/ti_sci_protocol.h>
+#include <pm_domain.h>
+#include <mach/k3/r5.h>
+
+#include "ti_sci_proc.h"
+
+#define INVALID_ID	0xffff
+
+#define GTC_CNTCR_REG	0x0
+#define GTC_CNTFID0_REG	0x20
+#define GTC_CNTR_EN	0x3
+
+/**
+ * struct k3_arm64_privdata - Structure representing Remote processor data.
+ * @rproc_pwrdmn:	rproc power domain data
+ * @rproc_rst:		rproc reset control data
+ * @sci:		Pointer to TISCI handle
+ * @tsp:		TISCI processor control helper structure
+ * @gtc_clk:		GTC clock description
+ * @gtc_base:		Timer base address.
+ */
+struct k3_arm64_privdata {
+	struct device *dev;
+	struct reset_control *rproc_rst;
+	struct ti_sci_proc tsp;
+	struct clk *gtc_clk;
+	void *gtc_base;
+	struct rproc *rproc;
+	struct device *cluster_pwrdmn;
+	struct device *rproc_pwrdmn;
+	struct device *gtc_pwrdmn;
+};
+
+/**
+ * k3_arm64_load() - Load up the Remote processor image
+ * @dev:	rproc device pointer
+ * @addr:	Address at which image is available
+ * @size:	size of the image
+ *
+ * Return: 0 if all goes good, else appropriate error message.
+ */
+static int k3_arm64_load(struct rproc *rproc, const struct firmware *fw)
+{
+	struct k3_arm64_privdata *priv = rproc->priv;
+	ulong gtc_rate;
+	int ret;
+
+	dev_dbg(priv->dev, "%s\n", __func__);
+
+	/* request for the processor */
+	ret = ti_sci_proc_request(&priv->tsp);
+	if (ret)
+		return ret;
+
+	ret = pm_runtime_resume_and_get_genpd(priv->gtc_pwrdmn);
+	if (ret)
+		return ret;
+
+	gtc_rate = clk_get_rate(priv->gtc_clk);
+	dev_dbg(priv->dev, "GTC RATE= %lu\n", gtc_rate);
+
+	/* Store the clock frequency down for GTC users to pick  up */
+	writel((u32)gtc_rate, priv->gtc_base + GTC_CNTFID0_REG);
+
+	/* Enable the timer before starting remote core */
+	writel(GTC_CNTR_EN, priv->gtc_base + GTC_CNTCR_REG);
+
+	/*
+	 * Setting the right clock frequency would have taken care by
+	 * assigned-clock-rates during the device probe. So no need to
+	 * set the frequency again here.
+	 */
+	if (priv->cluster_pwrdmn) {
+		ret = pm_runtime_resume_and_get_genpd(priv->cluster_pwrdmn);
+		if (ret)
+			return ret;
+	}
+
+	return ti_sci_proc_set_config(&priv->tsp, (unsigned long)fw->data, 0, 0);
+}
+
+/**
+ * k3_arm64_start() - Start the remote processor
+ * @dev:	rproc device pointer
+ *
+ * Return: 0 if all went ok, else return appropriate error
+ */
+static int k3_arm64_start(struct rproc *rproc)
+{
+	struct k3_arm64_privdata *priv = rproc->priv;
+	int ret;
+
+	dev_dbg(priv->dev, "%s\n", __func__);
+	ret = pm_runtime_resume_and_get_genpd(priv->rproc_pwrdmn);
+	if (ret)
+		return ret;
+
+	return ti_sci_proc_release(&priv->tsp);
+}
+
+static const struct rproc_ops k3_arm64_ops = {
+	.load = k3_arm64_load,
+	.start = k3_arm64_start,
+};
+
+static int ti_sci_proc_of_to_priv(struct k3_arm64_privdata *priv, struct ti_sci_proc *tsp)
+{
+	u32 val;
+	int ret;
+
+	tsp->sci = ti_sci_get_by_phandle(priv->dev, "ti,sci");
+	if (IS_ERR(tsp->sci)) {
+		dev_err(priv->dev, "ti_sci get failed: %ld\n", PTR_ERR(tsp->sci));
+		return PTR_ERR(tsp->sci);
+	}
+
+	ret = of_property_read_u32(priv->dev->of_node, "ti,sci-proc-id", &val);
+	if (ret) {
+		dev_err(priv->dev, "proc id not populated\n");
+		return -ENOENT;
+	}
+	tsp->proc_id = val;
+
+	ret = of_property_read_u32(priv->dev->of_node, "ti,sci-host-id", &val);
+	if (ret)
+		val = INVALID_ID;
+
+	tsp->host_id = val;
+
+	tsp->ops = &tsp->sci->ops.proc_ops;
+
+	return 0;
+}
+
+static struct rproc *ti_k3_am64_rproc;
+
+struct rproc *ti_k3_am64_get_handle(void)
+{
+	struct device_node *np;
+
+	np = of_find_compatible_node(NULL, NULL, "ti,am654-rproc");
+	if (!np)
+		return ERR_PTR(-ENODEV);
+        of_device_ensure_probed(np);
+
+	return ti_k3_am64_rproc;
+}
+
+
+static int ti_k3_rproc_probe(struct device *dev)
+{
+	struct k3_arm64_privdata *priv;
+	struct rproc *rproc;
+	int ret;
+
+	dev_dbg(dev, "%s\n", __func__);
+
+	rproc = rproc_alloc(dev, dev_name(dev), &k3_arm64_ops, sizeof(*priv));
+	if (!rproc)
+		return -ENOMEM;
+
+	priv = rproc->priv;
+	priv->dev = dev;
+
+	priv->cluster_pwrdmn = dev_pm_domain_attach_by_id(dev, 2);
+	if (IS_ERR(priv->cluster_pwrdmn))
+		priv->cluster_pwrdmn = NULL;
+
+	priv->rproc_pwrdmn = dev_pm_domain_attach_by_id(dev, 1);
+	if (IS_ERR(priv->rproc_pwrdmn))
+		return dev_err_probe(dev, PTR_ERR(priv->rproc_pwrdmn), "no rproc pm domain\n");
+
+	priv->gtc_pwrdmn = dev_pm_domain_attach_by_id(dev, 0);
+	if (IS_ERR(priv->gtc_pwrdmn))
+		return dev_err_probe(dev, PTR_ERR(priv->gtc_pwrdmn), "no gtc pm domain\n");
+
+	priv->gtc_clk = clk_get(dev, 0);
+	if (IS_ERR(priv->gtc_clk))
+		return dev_err_probe(dev, PTR_ERR(priv->gtc_clk), "No clock\n");
+
+	ret = ti_sci_proc_of_to_priv(priv, &priv->tsp);
+	if (ret)
+		return ret;
+
+	priv->gtc_base = dev_request_mem_region(dev, 0);
+	if (IS_ERR(priv->gtc_base))
+		return dev_err_probe(dev, PTR_ERR(priv->gtc_base), "No iomem\n");
+
+	ret = rproc_add(rproc);
+	if (ret)
+		return dev_err_probe(dev, ret, "rproc_add failed\n");
+
+	ti_k3_am64_rproc = rproc;
+
+	dev_dbg(dev, "Remoteproc successfully probed\n");
+
+	return 0;
+}
+
+static const struct of_device_id k3_arm64_ids[] = {
+	{ .compatible = "ti,am654-rproc"},
+	{}
+};
+
+static struct driver ti_k3_arm64_rproc_driver = {
+        .name = "ti-k3-rproc",
+        .probe = ti_k3_rproc_probe,
+        .of_compatible = DRV_OF_COMPAT(k3_arm64_ids),
+};
+device_platform_driver(ti_k3_arm64_rproc_driver);
diff --git a/drivers/remoteproc/ti_sci_proc.h b/drivers/remoteproc/ti_sci_proc.h
new file mode 100644
index 0000000000..980f5188dd
--- /dev/null
+++ b/drivers/remoteproc/ti_sci_proc.h
@@ -0,0 +1,149 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Texas Instruments TI-SCI Processor Controller Helper Functions
+ *
+ * Copyright (C) 2018-2019 Texas Instruments Incorporated - https://www.ti.com/
+ *	Lokesh Vutla <lokeshvutla@ti.com>
+ *	Suman Anna <s-anna@ti.com>
+ */
+
+#ifndef REMOTEPROC_TI_SCI_PROC_H
+#define REMOTEPROC_TI_SCI_PROC_H
+
+#include <linux/printk.h>
+#define TISCI_INVALID_HOST 0xff
+
+/**
+ * struct ti_sci_proc - structure representing a processor control client
+ * @sci: cached TI-SCI protocol handle
+ * @ops: cached TI-SCI proc ops
+ * @proc_id: processor id for the consumer remoteproc device
+ * @host_id: host id to pass the control over for this consumer remoteproc
+ *	     device
+ * @dev_id: Device ID as identified by system controller.
+ */
+struct ti_sci_proc {
+	const struct ti_sci_handle *sci;
+	const struct ti_sci_proc_ops *ops;
+	u8 proc_id;
+	u8 host_id;
+	u16 dev_id;
+};
+
+static inline int ti_sci_proc_request(struct ti_sci_proc *tsp)
+{
+	int ret;
+
+	pr_debug("%s: proc_id = %d\n", __func__, tsp->proc_id);
+
+	ret = tsp->ops->proc_request(tsp->sci, tsp->proc_id);
+	if (ret)
+		pr_err("ti-sci processor request failed: %d\n", ret);
+	return ret;
+}
+
+static inline int ti_sci_proc_release(struct ti_sci_proc *tsp)
+{
+	int ret;
+
+	pr_debug("%s: proc_id = %d\n", __func__, tsp->proc_id);
+
+	if (tsp->host_id != TISCI_INVALID_HOST)
+		ret = tsp->ops->proc_handover(tsp->sci, tsp->proc_id,
+					      tsp->host_id);
+	else
+		ret = tsp->ops->proc_release(tsp->sci, tsp->proc_id);
+
+	if (ret)
+		pr_err("ti-sci processor release failed: %d\n", ret);
+	return ret;
+}
+
+static inline int ti_sci_proc_handover(struct ti_sci_proc *tsp)
+{
+	int ret;
+
+	pr_debug("%s: proc_id = %d\n", __func__, tsp->proc_id);
+
+	ret = tsp->ops->proc_handover(tsp->sci, tsp->proc_id, tsp->host_id);
+	if (ret)
+		pr_err("ti-sci processor handover of %d to %d failed: %d\n",
+		       tsp->proc_id, tsp->host_id, ret);
+	return ret;
+}
+
+static inline int ti_sci_proc_get_status(struct ti_sci_proc *tsp,
+					 u64 *boot_vector, u32 *cfg_flags,
+					 u32 *ctrl_flags, u32 *status_flags)
+{
+	int ret;
+
+	ret = tsp->ops->get_proc_boot_status(tsp->sci, tsp->proc_id,
+					     boot_vector, cfg_flags, ctrl_flags,
+					     status_flags);
+	if (ret)
+		pr_err("ti-sci processor get_status failed: %d\n", ret);
+
+	pr_debug("%s: proc_id = %d, boot_vector = 0x%llx, cfg_flags = 0x%x, ctrl_flags = 0x%x, sts = 0x%x\n",
+	      __func__, tsp->proc_id, *boot_vector, *cfg_flags, *ctrl_flags,
+	      *status_flags);
+	return ret;
+}
+
+static inline int ti_sci_proc_set_config(struct ti_sci_proc *tsp,
+					 u64 boot_vector,
+					 u32 cfg_set, u32 cfg_clr)
+{
+	int ret;
+
+	pr_debug("%s: proc_id = %d, boot_vector = 0x%llx, cfg_set = 0x%x, cfg_clr = 0x%x\n",
+	      __func__, tsp->proc_id, boot_vector, cfg_set, cfg_clr);
+
+	ret = tsp->ops->set_proc_boot_cfg(tsp->sci, tsp->proc_id, boot_vector,
+					  cfg_set, cfg_clr);
+	if (ret)
+		pr_err("ti-sci processor set_config failed: %d\n", ret);
+	return ret;
+}
+
+static inline int ti_sci_proc_set_control(struct ti_sci_proc *tsp,
+					  u32 ctrl_set, u32 ctrl_clr)
+{
+	int ret;
+
+	pr_debug("%s: proc_id = %d, ctrl_set = 0x%x, ctrl_clr = 0x%x\n", __func__,
+	      tsp->proc_id, ctrl_set, ctrl_clr);
+
+	ret = tsp->ops->set_proc_boot_ctrl(tsp->sci, tsp->proc_id, ctrl_set,
+					   ctrl_clr);
+	if (ret)
+		pr_err("ti-sci processor set_control failed: %d\n", ret);
+	return ret;
+}
+
+static inline int ti_sci_proc_power_domain_on(struct ti_sci_proc *tsp)
+{
+	int ret;
+
+	pr_debug("%s: dev_id = %d\n", __func__, tsp->dev_id);
+
+	ret = tsp->sci->ops.dev_ops.get_device_exclusive(tsp->sci, tsp->dev_id);
+	if (ret)
+		pr_err("Power-domain on failed for dev = %d\n", tsp->dev_id);
+
+	return ret;
+}
+
+static inline int ti_sci_proc_power_domain_off(struct ti_sci_proc *tsp)
+{
+	int ret;
+
+	pr_debug("%s: dev_id = %d\n", __func__, tsp->dev_id);
+
+	ret = tsp->sci->ops.dev_ops.put_device(tsp->sci, tsp->dev_id);
+	if (ret)
+		pr_err("Power-domain off failed for dev = %d\n", tsp->dev_id);
+
+	return ret;
+}
+#endif /* REMOTEPROC_TI_SCI_PROC_H */

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 11/20] ARM: k3: add k3_debug_ll_init()
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (9 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 10/20] rproc: add K3 arm64 rproc driver Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 12/20] ARM: K3: use debug_ll code for regular PBL console Sascha Hauer
                   ` (8 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Add a function to initialize the ns16550 compatible UART for debug_ll.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 include/mach/k3/debug_ll.h | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/include/mach/k3/debug_ll.h b/include/mach/k3/debug_ll.h
index 29bd4015ab..a37b50c726 100644
--- a/include/mach/k3/debug_ll.h
+++ b/include/mach/k3/debug_ll.h
@@ -33,6 +33,14 @@ static inline void debug_ll_init(void)
 	/* already configured */
 }
 
+static inline void k3_debug_ll_init(void __iomem *base)
+{
+	debug_ll_ns16550_init(base, 26);
+
+	debug_ll_write_reg(base, 8, 0x07);
+	debug_ll_write_reg(base, 8, 0x00);
+}
+
 static inline void PUTC_LL(int c)
 {
 	void __iomem *base = (void *)K3_UART_BASE(K3_DEBUG_SOC,

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 12/20] ARM: K3: use debug_ll code for regular PBL console
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (10 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 11/20] ARM: k3: add k3_debug_ll_init() Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 13/20] elf: use iomem regions as fallback when loading to non-sdram memory Sascha Hauer
                   ` (7 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Move parts of the K3 debug_ll code outside the #ifdef
CONFIG_DEBUG_AM62X_UART.  This allows us to use the debug_ll provided
functions as a regular console with pbl_set_putc().

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 include/mach/k3/debug_ll.h | 38 +++++++++++++++++++-------------------
 1 file changed, 19 insertions(+), 19 deletions(-)

diff --git a/include/mach/k3/debug_ll.h b/include/mach/k3/debug_ll.h
index a37b50c726..13321c6134 100644
--- a/include/mach/k3/debug_ll.h
+++ b/include/mach/k3/debug_ll.h
@@ -2,20 +2,6 @@
 #define __MACH_K3_DEBUG_LL_H__
 #include <io.h>
 
-#define AM62X_UART_UART0_BASE	0x02800000
-#define AM62X_UART_UART1_BASE	0x02810000
-#define AM62X_UART_UART2_BASE	0x02820000
-#define AM62X_UART_UART3_BASE	0x02830000
-#define AM62X_UART_UART4_BASE	0x02840000
-#define AM62X_UART_UART5_BASE	0x02850000
-#define AM62X_UART_UART6_BASE	0x02860000
-
-#if defined CONFIG_DEBUG_AM62X_UART
-#define K3_DEBUG_SOC AM62X_UART
-
-#define __K3_UART_BASE(soc, num) soc##_UART##num##_BASE
-#define K3_UART_BASE(soc, num) __K3_UART_BASE(soc, num)
-
 static inline uint8_t debug_ll_read_reg(void __iomem *base, int reg)
 {
 	return readb(base + (reg << 2));
@@ -28,11 +14,6 @@ static inline void debug_ll_write_reg(void __iomem *base, int reg, uint8_t val)
 
 #include <debug_ll/ns16550.h>
 
-static inline void debug_ll_init(void)
-{
-	/* already configured */
-}
-
 static inline void k3_debug_ll_init(void __iomem *base)
 {
 	debug_ll_ns16550_init(base, 26);
@@ -41,6 +22,25 @@ static inline void k3_debug_ll_init(void __iomem *base)
 	debug_ll_write_reg(base, 8, 0x00);
 }
 
+#define AM62X_UART_UART0_BASE	0x02800000
+#define AM62X_UART_UART1_BASE	0x02810000
+#define AM62X_UART_UART2_BASE	0x02820000
+#define AM62X_UART_UART3_BASE	0x02830000
+#define AM62X_UART_UART4_BASE	0x02840000
+#define AM62X_UART_UART5_BASE	0x02850000
+#define AM62X_UART_UART6_BASE	0x02860000
+
+#if defined CONFIG_DEBUG_AM62X_UART
+#define K3_DEBUG_SOC AM62X_UART
+
+#define __K3_UART_BASE(soc, num) soc##_UART##num##_BASE
+#define K3_UART_BASE(soc, num) __K3_UART_BASE(soc, num)
+
+static inline void debug_ll_init(void)
+{
+	/* already configured */
+}
+
 static inline void PUTC_LL(int c)
 {
 	void __iomem *base = (void *)K3_UART_BASE(K3_DEBUG_SOC,

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 13/20] elf: use iomem regions as fallback when loading to non-sdram memory
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (11 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 12/20] ARM: K3: use debug_ll code for regular PBL console Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 14/20] rproc: add K3 system_controller Sascha Hauer
                   ` (6 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

The ELF code uses request_sdram_region() to request the regions the
binary shall be copied to. However, not all of these regions are
actually SDRAM. Some specialized ELF files might also use SoC SRAM
which is not registered as SDRAM, so use request_region as a fallback
in these cases.

This is needed on the TI K3 AM625 SoC to successfully load the ti-dm
firmware binary.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 common/elf.c | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/common/elf.c b/common/elf.c
index 62f793010f..cfe84939af 100644
--- a/common/elf.c
+++ b/common/elf.c
@@ -18,6 +18,7 @@ struct elf_section {
 	struct list_head list;
 	struct resource *r;
 	void *phdr;
+	bool is_iomem_region;
 };
 
 static int elf_request_region(struct elf_image *elf, resource_size_t start,
@@ -33,8 +34,12 @@ static int elf_request_region(struct elf_image *elf, resource_size_t start,
 
 	r_new = request_sdram_region("elf_section", start, size);
 	if (!r_new) {
-		pr_err("Failed to request region: %pa %pa\n", &start, &size);
-		return -EINVAL;
+		r_new = request_iomem_region("elf_section", start, size);
+		if (!r_new) {
+			pr_err("Failed to request region: %pa %pa\n", &start, &size);
+			return -EINVAL;
+		}
+		r->is_iomem_region = true;
 	}
 
 	r->r = r_new;
@@ -50,7 +55,10 @@ static void elf_release_regions(struct elf_image *elf)
 	struct elf_section *r, *r_tmp;
 
 	list_for_each_entry_safe(r, r_tmp, list, list) {
-		release_sdram_region(r->r);
+		if (r->is_iomem_region)
+			release_region(r->r);
+		else
+			release_sdram_region(r->r);
 		list_del(&r->list);
 		free(r);
 	}

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 14/20] rproc: add K3 system_controller
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (12 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 13/20] elf: use iomem regions as fallback when loading to non-sdram memory Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 15/20] firmware: ti_sci: add function to get global handle Sascha Hauer
                   ` (5 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/remoteproc/Kconfig                   |   6 +
 drivers/remoteproc/Makefile                  |   2 +
 drivers/remoteproc/ti_k3_system_controller.c | 214 +++++++++++++++++++++++++++
 3 files changed, 222 insertions(+)

diff --git a/drivers/remoteproc/Kconfig b/drivers/remoteproc/Kconfig
index 94babd28ff..39c1f5869b 100644
--- a/drivers/remoteproc/Kconfig
+++ b/drivers/remoteproc/Kconfig
@@ -31,6 +31,12 @@ config STM32_REMOTEPROC
 
 	  It's safe to say N here.
 
+config REMOTEPROC_TI_K3_ARM64
+	bool
+
+config REMOTEPROC_K3_SYSTEM_CONTROLLER
+	bool
+
 endif # REMOTEPROC
 
 endmenu
diff --git a/drivers/remoteproc/Makefile b/drivers/remoteproc/Makefile
index 185e12a7c0..47230cb2a1 100644
--- a/drivers/remoteproc/Makefile
+++ b/drivers/remoteproc/Makefile
@@ -6,3 +6,5 @@
 obj-$(CONFIG_REMOTEPROC)		+= remoteproc_core.o remoteproc_elf_loader.o
 obj-$(CONFIG_IMX_REMOTEPROC)		+= imx_rproc.o
 obj-$(CONFIG_STM32_REMOTEPROC)		+= stm32_rproc.o
+obj-$(CONFIG_REMOTEPROC_TI_K3_ARM64)	+= ti_k3_arm64_rproc.o
+obj-$(CONFIG_REMOTEPROC_K3_SYSTEM_CONTROLLER) += ti_k3_system_controller.o
diff --git a/drivers/remoteproc/ti_k3_system_controller.c b/drivers/remoteproc/ti_k3_system_controller.c
new file mode 100644
index 0000000000..d48de9d18e
--- /dev/null
+++ b/drivers/remoteproc/ti_k3_system_controller.c
@@ -0,0 +1,214 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Texas Instruments' K3 System Controller Driver
+ *
+ * Copyright (C) 2017-2018 Texas Instruments Incorporated - https://www.ti.com/
+ *	Lokesh Vutla <lokeshvutla@ti.com>
+ */
+
+#include <driver.h>
+#include <linux/remoteproc.h>
+#include <linux/printk.h>
+#include <errno.h>
+#include <linux/clk.h>
+#include <linux/reset.h>
+#include <io.h>
+#include <of.h>
+#include <soc/ti/k3-sec-proxy.h>
+#include <mailbox.h>
+
+#define K3_MSG_R5_TO_M3_M3FW			0x8105
+#define K3_MSG_M3_TO_R5_CERT_RESULT		0x8805
+#define K3_MSG_M3_TO_R5_BOOT_NOTIFICATION	0x000A
+
+#define K3_FLAGS_MSG_CERT_AUTH_PASS		0x555555
+#define K3_FLAGS_MSG_CERT_AUTH_FAIL		0xffffff
+
+/**
+ * struct k3_sysctrler_msg_hdr - Generic Header for Messages and responses.
+ * @cmd_id:	Message ID. One of K3_MSG_*
+ * @host_id:	Host ID of the message
+ * @seq_ne:	Message identifier indicating a transfer sequence.
+ * @flags:	Flags for the message.
+ */
+struct k3_sysctrler_msg_hdr {
+	u16 cmd_id;
+	u8 host_id;
+	u8 seq_nr;
+	u32 flags;
+} __packed;
+
+/**
+ * struct k3_sysctrler_load_msg - Message format for Firmware loading
+ * @hdr:		Generic message hdr
+ * @buffer_address:	Address at which firmware is located.
+ * @buffer_size:	Size of the firmware.
+ */
+struct k3_sysctrler_load_msg {
+	struct k3_sysctrler_msg_hdr hdr;
+	u32 buffer_address;
+	u32 buffer_size;
+} __packed;
+
+/**
+ * struct k3_sysctrler_boot_notification_msg - Message format for boot
+ *					       notification
+ * @checksum:		Checksum for the entire message
+ * @reserved:		Reserved for future use.
+ * @hdr:		Generic message hdr
+ */
+struct k3_sysctrler_boot_notification_msg {
+	u16 checksum;
+	u16 reserved;
+	struct k3_sysctrler_msg_hdr hdr;
+} __packed;
+
+/**
+ * struct k3_sysctrler_desc - Description of SoC integration.
+ * @host_id:	Host identifier representing the compute entity
+ * @max_rx_timeout_ms:	Timeout for communication with SoC (in Milliseconds)
+ * @max_msg_size: Maximum size of data per message that can be handled.
+ */
+struct k3_sysctrler_desc {
+	u8 host_id;
+	int max_rx_timeout_us;
+	int max_msg_size;
+};
+
+/**
+ * struct k3_sysctrler_privdata - Structure representing System Controller data.
+ * @chan_tx:	Transmit mailbox channel
+ * @chan_rx:	Receive mailbox channel
+ * @chan_boot_notify:	Boot notification channel
+ * @desc:	SoC description for this instance
+ * @seq_nr:	Counter for number of messages sent.
+ * @has_boot_notify:	Has separate boot notification channel
+ */
+struct k3_sysctrler_privdata {
+	struct device *dev;
+	struct mbox_chan *chan_tx;
+	struct mbox_chan *chan_rx;
+	struct mbox_chan *chan_boot_notify;
+	const struct k3_sysctrler_desc *desc;
+	u32 seq_nr;
+	bool has_boot_notify;
+};
+
+static int k3_sysctrler_boot_notification_response(struct k3_sysctrler_privdata *priv,
+						   void *buf)
+{
+	struct k3_sysctrler_boot_notification_msg *boot = buf;
+
+	/* ToDo: Verify checksum */
+
+	/* Check for proper response ID */
+	if (boot->hdr.cmd_id != K3_MSG_M3_TO_R5_BOOT_NOTIFICATION) {
+		dev_err(priv->dev, "%s: Command expected 0x%x, but received 0x%x\n",
+			__func__, K3_MSG_M3_TO_R5_BOOT_NOTIFICATION,
+			boot->hdr.cmd_id);
+		return -EINVAL;
+	}
+
+	debug("%s: Boot notification received\n", __func__);
+
+	return 0;
+}
+
+/**
+ * k3_sysctrler_start() - Start the remote processor
+ *		Note that while technically the K3 system controller starts up
+ *		automatically after its firmware got loaded we still want to
+ *		utilize the rproc start operation for other startup-related
+ *		tasks.
+ * @dev:	device to operate upon
+ *
+ * Return: 0 if all went ok, else return appropriate error
+ */
+static int k3_sysctrler_start(struct k3_sysctrler_privdata *priv)
+{
+	struct k3_sec_proxy_msg msg;
+	int ret;
+
+	/* Receive the boot notification. Note that it is sent only once. */
+	ret = mbox_recv(priv->has_boot_notify ? priv->chan_boot_notify :
+			priv->chan_rx, &msg, priv->desc->max_rx_timeout_us);
+	if (ret) {
+		dev_err(priv->dev, "%s: Boot Notification response failed. ret = %d\n",
+			__func__, ret);
+		return ret;
+	}
+
+	/* Process the response */
+	ret = k3_sysctrler_boot_notification_response(priv, msg.buf);
+	if (ret)
+		return ret;
+
+	dev_info(priv->dev, "%s: Boot notification received successfully\n",
+	      __func__);
+
+	return 0;
+}
+
+/**
+ * k3_sysctrler_probe() - Basic probe
+ * @dev:	corresponding k3 remote processor device
+ *
+ * Return: 0 if all goes good, else appropriate error message.
+ */
+static int k3_sysctrler_probe(struct device *dev)
+{
+	struct k3_sysctrler_privdata *priv;
+	int ret;
+
+	debug("%s(dev=%p)\n", __func__, dev);
+
+	priv = xzalloc(sizeof(*priv));
+
+	priv->dev = dev;
+
+	priv->chan_tx = mbox_request_channel_byname(dev, "tx");
+	if (IS_ERR(priv->chan_tx))
+		return dev_err_probe(dev, PTR_ERR(priv->chan_tx), "No tx mbox\n");
+
+	priv->chan_rx = mbox_request_channel_byname(dev, "rx");
+	if (IS_ERR(priv->chan_rx))
+		return dev_err_probe(dev, PTR_ERR(priv->chan_tx), "No rx mbox\n");
+
+	/* Some SoCs may have a optional channel for boot notification. */
+	priv->has_boot_notify = 1;
+	priv->chan_boot_notify = mbox_request_channel_byname(dev, "boot_notify");
+	if (IS_ERR(priv->chan_boot_notify)) {
+		dev_dbg(dev, "%s: Acquiring optional Boot_notify failed. ret = %d. Using Rx\n",
+			__func__, ret);
+		priv->has_boot_notify = 0;
+	}
+
+	priv->desc = device_get_match_data(dev);
+	priv->seq_nr = 0;
+
+	k3_sysctrler_start(priv);
+
+	return 0;
+}
+
+static const struct k3_sysctrler_desc k3_sysctrler_am654_desc = {
+	.host_id = 4,				/* HOST_ID_R5_1 */
+	.max_rx_timeout_us = 800000,
+	.max_msg_size = 60,
+};
+
+static const struct of_device_id k3_sysctrler_ids[] = {
+	{
+		.compatible = "ti,am654-system-controller",
+		.data = &k3_sysctrler_am654_desc,
+	}, {
+		/* sentinel */
+	}
+};
+
+static struct driver ti_k3_arm64_rproc_driver = {
+	.name = "ti-k3-systemcontroller",
+	.probe = k3_sysctrler_probe,
+	.of_compatible = k3_sysctrler_ids,
+};
+device_platform_driver(ti_k3_arm64_rproc_driver);

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 15/20] firmware: ti_sci: add function to get global handle
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (13 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 14/20] rproc: add K3 system_controller Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 16/20] ARM: k3: Add initial r5 support Sascha Hauer
                   ` (4 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Most users access the ti_sci interface by ti,sci phandles in their
device nodes. The code setting up the images on the A53 cores doesn't
have a device node though, so add a function for accessing the ti_sci
without having a phandle.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 drivers/firmware/ti_sci.c        | 59 ++++++++++++++--------------------------
 include/soc/ti/ti_sci_protocol.h |  7 -----
 2 files changed, 21 insertions(+), 45 deletions(-)

diff --git a/drivers/firmware/ti_sci.c b/drivers/firmware/ti_sci.c
index 9047f84434..b2cd369bd5 100644
--- a/drivers/firmware/ti_sci.c
+++ b/drivers/firmware/ti_sci.c
@@ -277,7 +277,7 @@ static int ti_sci_do_xfer(struct ti_sci_info *info,
  *
  * Return: 0 if all went fine, else return appropriate error.
  */
-static int ti_sci_cmd_get_revision(struct ti_sci_handle *handle)
+static __maybe_unused int ti_sci_cmd_get_revision(struct ti_sci_handle *handle)
 {
 	struct ti_sci_msg_resp_version *rev_info;
 	struct ti_sci_version_info *ver;
@@ -2650,29 +2650,20 @@ static void ti_sci_setup_ops(struct ti_sci_info *info)
 	fwl_ops->change_fwl_owner = ti_sci_cmd_change_fwl_owner;
 }
 
-/**
- * ti_sci_get_handle_from_sysfw() - Get the TI SCI handle of the SYSFW
- * @dev:	Pointer to the SYSFW device
- *
- * Return: pointer to handle if successful, else EINVAL if invalid conditions
- *         are encountered.
- */
-const
-struct ti_sci_handle *ti_sci_get_handle_from_sysfw(struct device *sci_dev)
+static struct ti_sci_handle *ti_sci_get_by_node(struct device_node *np)
 {
-	struct ti_sci_info *info;
-	int ret;
+	struct ti_sci_info *entry, *info = NULL;
 
-	if (!sci_dev)
-		return ERR_PTR(-EINVAL);
+	of_device_ensure_probed(np);
 
-	info = dev_get_priv(sci_dev);
-	if (!info)
-		return ERR_PTR(-EINVAL);
+	list_for_each_entry(entry, &ti_sci_list, list)
+		if (dev_of_node(entry->dev) == np) {
+			info = entry;
+			break;
+		}
 
-	ret = ti_sci_cmd_get_revision(&info->handle);
-	if (ret)
-		return ERR_PTR(-EINVAL);
+	if (!info)
+		return ERR_PTR(-ENODEV);
 
 	return &info->handle;
 }
@@ -2686,14 +2677,17 @@ struct ti_sci_handle *ti_sci_get_handle_from_sysfw(struct device *sci_dev)
  */
 const struct ti_sci_handle *ti_sci_get_handle(struct device *dev)
 {
-	struct device *sci_dev;
-
-	if (!dev)
-		return ERR_PTR(-EINVAL);
+	struct device_node *np;
 
-	sci_dev = dev->parent;
+	if (dev) {
+		np = dev->parent->of_node;
+	} else {
+		np = of_find_compatible_node(NULL, NULL, "ti,k2g-sci");
+		if (!np)
+			return ERR_PTR(-ENODEV);
+	}
 
-	return ti_sci_get_handle_from_sysfw(sci_dev);
+	return ti_sci_get_by_node(np);
 }
 
 /**
@@ -2706,25 +2700,14 @@ const struct ti_sci_handle *ti_sci_get_handle(struct device *dev)
 const struct ti_sci_handle *ti_sci_get_by_phandle(struct device *dev,
 						  const char *property)
 {
-	struct ti_sci_info *entry, *info = NULL;
 	struct device_node *np;
 
 	np = of_parse_phandle(dev->of_node, property, 0);
 	if (!np)
 		return ERR_PTR(-EINVAL);
 
-	of_device_ensure_probed(np);
-
-	list_for_each_entry(entry, &ti_sci_list, list)
-		if (dev_of_node(entry->dev) == np) {
-			info = entry;
-			break;
-		}
-
-	if (!info)
-		return ERR_PTR(-ENODEV);
 
-	return &info->handle;
+	return ti_sci_get_by_node(np);
 }
 
 /**
diff --git a/include/soc/ti/ti_sci_protocol.h b/include/soc/ti/ti_sci_protocol.h
index f41ed82b91..e1c9956eb1 100644
--- a/include/soc/ti/ti_sci_protocol.h
+++ b/include/soc/ti/ti_sci_protocol.h
@@ -654,7 +654,6 @@ struct ti_sci_resource {
 
 #if IS_ENABLED(CONFIG_TI_SCI_PROTOCOL)
 
-const struct ti_sci_handle *ti_sci_get_handle_from_sysfw(struct device *dev);
 const struct ti_sci_handle *ti_sci_get_handle(struct device *dev);
 const struct ti_sci_handle *ti_sci_get_by_phandle(struct device *dev,
 						  const char *property);
@@ -663,12 +662,6 @@ devm_ti_sci_get_of_resource(const struct ti_sci_handle *handle,
 			    struct device *dev, u32 dev_id, char *of_prop);
 #else	/* CONFIG_TI_SCI_PROTOCOL */
 
-static inline
-const struct ti_sci_handle *ti_sci_get_handle_from_sysfw(struct device *dev)
-{
-	return ERR_PTR(-EINVAL);
-}
-
 static inline const struct ti_sci_handle *ti_sci_get_handle(struct device *dev)
 {
 	return ERR_PTR(-EINVAL);

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 16/20] ARM: k3: Add initial r5 support
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (14 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 15/20] firmware: ti_sci: add function to get global handle Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 17/20] ARM: k3: Add k3img tool Sascha Hauer
                   ` (3 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

K3 SoCs initially boot from a Cortex-R5 processor. This patch adds
initial support for this processor along with a dtsi file to make some
adjustments to the regular device trees needed to describe the
differences between the A53 and the R5 processors.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/Kconfig              |   2 -
 arch/arm/dts/k3-am625-r5.dtsi | 103 ++++++++++++++++
 arch/arm/mach-k3/Kconfig      |  21 ++++
 arch/arm/mach-k3/Makefile     |   1 +
 arch/arm/mach-k3/r5.c         | 270 ++++++++++++++++++++++++++++++++++++++++++
 include/mach/k3/r5.h          |   9 ++
 6 files changed, 404 insertions(+), 2 deletions(-)

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 0251f2dcef..1d2533b016 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -160,8 +160,6 @@ config ARCH_IMX
 
 config ARCH_K3
 	bool "Texas Instruments Inc. K3 multicore SoC architecture"
-	depends on 64BIT
-	select CPU_V8
 	select GPIOLIB
 	select COMMON_CLK
 	select HAS_DEBUG_LL
diff --git a/arch/arm/dts/k3-am625-r5.dtsi b/arch/arm/dts/k3-am625-r5.dtsi
new file mode 100644
index 0000000000..e6e9d135b4
--- /dev/null
+++ b/arch/arm/dts/k3-am625-r5.dtsi
@@ -0,0 +1,103 @@
+
+&a53_timer0 {
+	status = "disabled";
+};
+
+&main_timer0 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer1 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer2 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer3 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer4 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer5 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer6 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&main_timer7 {
+	/delete-property/ assigned-clocks;
+	/delete-property/ assigned-clock-parents;
+};
+
+&cbass_main {
+	sysctrler: sysctrler {
+		compatible = "ti,am654-system-controller";
+		mboxes= <&secure_proxy_main 1>, <&secure_proxy_main 0>, <&secure_proxy_sa3 0>;
+		mbox-names = "tx", "rx", "boot_notify";
+	};
+};
+
+&secure_proxy_sa3 {
+	/* We require this for boot handshake */
+	status = "okay";
+};
+
+/ {
+	a53_0: a53@0 {
+		compatible = "ti,am654-rproc";
+		reg = <0x00 0x00a90000 0x00 0x10>;
+		power-domains = <&k3_pds 61 TI_SCI_PD_EXCLUSIVE>,
+				<&k3_pds 135 TI_SCI_PD_EXCLUSIVE>;
+		resets = <&k3_reset 135 0>;
+		clocks = <&k3_clks 61 0>, <&k3_clks 135 0>;
+		clock-names = "gtc", "core";
+		assigned-clocks = <&k3_clks 61 0>, <&k3_clks 135 0>;
+		assigned-clock-parents = <&k3_clks 61 2>;
+		assigned-clock-rates = <200000000>, <1250000000>;
+		ti,sci = <&dmsc>;
+		ti,sci-proc-id = <32>;
+		ti,sci-host-id = <10>;
+	};
+
+	dm_tifs: dm-tifs {
+		compatible = "ti,j721e-dm-sci";
+		ti,host-id = <36>;
+		ti,secure-host;
+		mbox-names = "rx", "tx";
+		mboxes= <&secure_proxy_main 22>,
+			<&secure_proxy_main 23>;
+	};
+};
+
+&dmsc {
+	mboxes = <&secure_proxy_main 0>,
+		 <&secure_proxy_main 1>,
+		 <&secure_proxy_main 0>;
+	mbox-names = "rx", "tx", "notify";
+	ti,host-id = <35>;
+	ti,secure-host;
+};
+
+&sdhci2 {
+	/* Doesn't work currently, no clocks defined */
+	status = "disabled";
+};
+
+&dss_vp1_clk {
+	/* Doesn't work, no support for input clock */
+	status = "disabled";
+};
diff --git a/arch/arm/mach-k3/Kconfig b/arch/arm/mach-k3/Kconfig
index 152d231a56..2ea9f32696 100644
--- a/arch/arm/mach-k3/Kconfig
+++ b/arch/arm/mach-k3/Kconfig
@@ -3,6 +3,27 @@
 menu "K3 boards"
         depends on ARCH_K3
 
+config MACH_K3_CORTEX_R5
+	bool
+	select CPU_V7
+	select CLOCKSOURCE_TI_DM
+	select REMOTEPROC
+	select REMOTEPROC_TI_K3_ARM64
+	select REMOTEPROC_K3_SYSTEM_CONTROLLER
+	select PM_GENERIC_DOMAINS
+	select TI_K3_PM_DOMAINS
+	select ARMV7R_MPU
+	select ELF
+	select K3_DDRSS
+	depends on 32BIT
+	default y
+
+config MACH_K3_CORTEX_A
+	bool
+	select CPU_V8
+	depends on 64BIT
+	default y
+
 config MACH_BEAGLEPLAY
 	bool "BeagleBoard BeaglePlay"
 	help
diff --git a/arch/arm/mach-k3/Makefile b/arch/arm/mach-k3/Makefile
index f95691b59a..0efc1e0239 100644
--- a/arch/arm/mach-k3/Makefile
+++ b/arch/arm/mach-k3/Makefile
@@ -1 +1,2 @@
 obj-y += common.o
+obj-pbl-$(CONFIG_MACH_K3_CORTEX_R5) += r5.o
diff --git a/arch/arm/mach-k3/r5.c b/arch/arm/mach-k3/r5.c
new file mode 100644
index 0000000000..114dc9ee08
--- /dev/null
+++ b/arch/arm/mach-k3/r5.c
@@ -0,0 +1,270 @@
+// SPDX-License-Identifier: GPL-2.0-only
+#include <io.h>
+#include <linux/kernel.h>
+#include <mach/k3/r5.h>
+#include <asm/armv7r-mpu.h>
+#include <init.h>
+#include <libfile.h>
+#include <fs.h>
+#include <firmware.h>
+#include <linux/remoteproc.h>
+#include <soc/ti/ti_sci_protocol.h>
+#include <linux/clk.h>
+#include <elf.h>
+#include <asm/cache.h>
+#include <linux/sizes.h>
+#include <barebox.h>
+
+#define CTRLMMR_LOCK_KICK0_UNLOCK_VAL	0x68ef3490
+#define CTRLMMR_LOCK_KICK1_UNLOCK_VAL	0xd172bc5a
+#define CTRLMMR_LOCK_KICK0		0x1008
+#define CTRLMMR_LOCK_KICK1		0x100c
+#define CTRL_MMR0_PARTITION_SIZE	0x4000
+#define WKUP_CTRL_MMR0_BASE		0x43000000
+#define CTRL_MMR0_BASE			0x00100000
+#define MCU_CTRL_MMR0_BASE		0x04500000
+#define PADCFG_MMR0_BASE		0x04080000
+#define PADCFG_MMR1_BASE		0x000f0000
+
+static void mmr_unlock(uintptr_t base, u32 partition)
+{
+	/* Translate the base address */
+	uintptr_t part_base = base + partition * CTRL_MMR0_PARTITION_SIZE;
+
+	/* Unlock the requested partition if locked using two-step sequence */
+	writel(CTRLMMR_LOCK_KICK0_UNLOCK_VAL, part_base + CTRLMMR_LOCK_KICK0);
+	writel(CTRLMMR_LOCK_KICK1_UNLOCK_VAL, part_base + CTRLMMR_LOCK_KICK1);
+}
+
+void k3_ctrl_mmr_unlock(void)
+{
+	/* Unlock all WKUP_CTRL_MMR0 module registers */
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 0);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 1);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 2);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 3);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 4);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 5);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 6);
+	mmr_unlock(WKUP_CTRL_MMR0_BASE, 7);
+
+	/* Unlock all CTRL_MMR0 module registers */
+	mmr_unlock(CTRL_MMR0_BASE, 0);
+	mmr_unlock(CTRL_MMR0_BASE, 1);
+	mmr_unlock(CTRL_MMR0_BASE, 2);
+	mmr_unlock(CTRL_MMR0_BASE, 4);
+	mmr_unlock(CTRL_MMR0_BASE, 6);
+
+	/* Unlock all MCU_CTRL_MMR0 module registers */
+	mmr_unlock(MCU_CTRL_MMR0_BASE, 0);
+	mmr_unlock(MCU_CTRL_MMR0_BASE, 1);
+	mmr_unlock(MCU_CTRL_MMR0_BASE, 2);
+	mmr_unlock(MCU_CTRL_MMR0_BASE, 3);
+	mmr_unlock(MCU_CTRL_MMR0_BASE, 4);
+	mmr_unlock(MCU_CTRL_MMR0_BASE, 6);
+
+	/* Unlock PADCFG_CTRL_MMR padconf registers */
+	mmr_unlock(PADCFG_MMR0_BASE, 1);
+	mmr_unlock(PADCFG_MMR1_BASE, 1);
+}
+
+#define CONFIG_SPL_TEXT_BASE	0x43c00000 /* FIXME */
+#define CFG_SYS_SDRAM_BASE	0x80000000 /* FIXME */
+
+static struct mpu_region_config k3_mpu_regions[16] = {
+	/*
+	 * Make all 4GB as Device Memory and not executable. We are overriding
+	 * it with next region for any requirement.
+	 */
+	{0x00000000, REGION_0, XN_EN, PRIV_RW_USR_RW, SHARED_WRITE_BUFFERED,
+	 REGION_4GB},
+
+	/* SPL code area marking it as WB and Write allocate. */
+	{CONFIG_SPL_TEXT_BASE, REGION_1, XN_DIS, PRIV_RW_USR_RW,
+	 O_I_WB_RD_WR_ALLOC, REGION_8MB},
+
+	/* U-Boot's code area marking it as WB and Write allocate */
+	{CFG_SYS_SDRAM_BASE, REGION_2, XN_DIS, PRIV_RW_USR_RW,
+	 O_I_WB_RD_WR_ALLOC, REGION_2GB},
+	/* mcu_r5fss0_core0 BTCM area marking it as WB and Write allocate. */
+	{0x41010000, 3, XN_DIS, PRIV_RW_USR_RW, O_I_WB_RD_WR_ALLOC,
+	 REGION_8MB},
+	{0x0, 4, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 5, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 6, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 7, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 8, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 9, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 10, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 11, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 12, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 13, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 14, 0x0, 0x0, 0x0, 0x0},
+	{0x0, 15, 0x0, 0x0, 0x0, 0x0},
+};
+
+void k3_mpu_setup_regions(void)
+{
+	armv7r_mpu_setup_regions(k3_mpu_regions, ARRAY_SIZE(k3_mpu_regions));
+}
+
+#include <soc/k3/clk.h>
+
+#define PSC_PTCMD               0x120
+#define PSC_PTCMD_H             0x124
+#define PSC_PTSTAT              0x128
+#define PSC_PTSTAT_H            0x12C
+#define PSC_PDSTAT              0x200
+#define PSC_PDCTL               0x300
+#define PSC_MDSTAT              0x800
+#define PSC_MDCTL               0xa00
+
+#define MDSTAT_STATE_MASK               0x3f
+#define MDSTAT_BUSY_MASK                0x30
+#define MDSTAT_STATE_SWRSTDISABLE       0x0
+#define MDSTAT_STATE_ENABLE             0x3
+
+static void ti_pd_wait(void __iomem *base, int id)
+{
+	u32 pdoffset = 0;
+	u32 ptstatreg = PSC_PTSTAT;
+
+	if (id > 31) {
+		pdoffset = 32;
+		ptstatreg = PSC_PTSTAT_H;
+	}
+
+	while (readl(base + ptstatreg) & BIT(id - pdoffset));
+}
+
+void am625_early_init(void)
+{
+	void __iomem *pd_base = (void *)0x400000;
+	u32 val;
+	volatile int i;
+
+	ti_k3_pll_init((void *)0x68c000);
+
+	/* hsdiv0_16fft_main_12_hsdivout0_clk divide by 2 */
+	val = readl(0x68c080);
+	val &= ~0xff;
+	val |= 1;
+	writel(val, 0x68c080);
+
+	/* PLL needs a rest, barebox would hang during PLL setup without this delay */
+	for (i = 0; i < 1000000; i++);
+
+	/*
+	 * configure PLL to 800MHz, with the above divider DDR frequency
+	 * results in 400MHz.
+	 */
+	ti_k3_pll_set_rate((void *)0x68c000, 800000000, 25000000);
+
+	/* Enable DDR controller power domains */
+	writel(0x103, pd_base + 0x00000a24);
+	writel(0x1, pd_base + 0x00000120);
+	ti_pd_wait(pd_base, 0);
+	writel(0x103, pd_base + 0x00000a28);
+	writel(0x1, pd_base + 0x00000120);
+	ti_pd_wait(pd_base, 0);
+	writel(0x103, pd_base + 0x00000a2c);
+	writel(0x1, pd_base + 0x00000120);
+	ti_pd_wait(pd_base, 0);
+}
+
+static int k3_r5_start_image(void)
+{
+	int err;
+	void *ti_dm_buf;
+	ssize_t size;
+	struct firmware fw;
+	const struct ti_sci_handle *ti_sci;
+	void *bl31 = (void *)0x80000000;
+	void *barebox = (void *)0x80080000;
+	void *optee = (void *)0x9e800000;
+	struct elf_image *elf;
+	void __noreturn (*ti_dm)(void);
+	struct rproc *arm64_rproc;
+
+	ti_sci = ti_sci_get_handle(NULL);
+	if (IS_ERR(ti_sci))
+		return -EINVAL;
+
+	arm64_rproc = ti_k3_am64_get_handle();
+	if (!arm64_rproc) {
+		pr_err("Cannot get rproc handle\n");
+		return -EINVAL;
+	}
+
+	size = read_file_into_buf("/boot/optee.bin", optee, SZ_32M);
+	if (size < 0) {
+		pr_err("Cannot load optee.bin: %pe\n", ERR_PTR(size));
+		return size;
+	}
+	pr_debug("Loaded optee.bin (size %u) to 0x%p\n", size, optee);
+
+	size = read_file_into_buf("/boot/barebox.bin", barebox, optee - barebox);
+	if (size < 0) {
+		pr_err("Cannot load barebox.bin: %pe\n", ERR_PTR(size));
+		return size;
+	}
+	pr_debug("Loaded barebox.bin (size %u) to 0x%p\n", size, barebox);
+
+	size = read_file_into_buf("/boot/bl31.bin", bl31, barebox - optee);
+	if (size < 0) {
+		pr_err("Cannot load bl31.bin: %pe\n", ERR_PTR(size));
+		return size;
+	}
+	pr_debug("Loaded bl31.bin (size %u) to 0x%p\n", size, bl31);
+
+	err = read_file_2("/boot/ti-dm.bin", &size, &ti_dm_buf, FILESIZE_MAX);
+	if (err) {
+		pr_err("Cannot load ti-dm.bin: %pe\n", ERR_PTR(err));
+		return err;
+	}
+	pr_debug("Loaded ti-dm.bin (size %u)\n", size);
+
+	elf = elf_open_binary(ti_dm_buf);
+	if (IS_ERR(elf)) {
+		pr_err("Cannot open ELF image %pe\n", elf);
+		return PTR_ERR(elf);
+	}
+
+	err = elf_load(elf);
+	if (err) {
+		pr_err("Cannot load ELF image %pe\n", ERR_PTR(err));
+		elf_close(elf);
+	}
+
+	free(ti_dm_buf);
+
+	fw.data = bl31;
+
+	/* Release all the exclusive devices held by SPL before starting ATF */
+	pr_info("Starting TF-A on A53 core\n");
+
+	ti_sci->ops.dev_ops.release_exclusive_devices(ti_sci);
+	arm64_rproc->ops->load(arm64_rproc, &fw);
+	arm64_rproc->ops->start(arm64_rproc);
+
+	pr_debug("Starting ti-dm at 0x%08llx\n", elf->entry);
+
+	sync_caches_for_execution();
+
+	ti_dm = (void *)(unsigned long)elf->entry;
+
+	ti_dm();
+}
+
+static int xload(void)
+{
+	int ret;
+
+	ret = k3_r5_start_image();
+
+	pr_crit("Starting image failed with: %pe\n", ERR_PTR(ret));
+	pr_crit("Nothing left to do\n");
+
+	hang();
+}
+postenvironment_initcall(xload);
diff --git a/include/mach/k3/r5.h b/include/mach/k3/r5.h
new file mode 100644
index 0000000000..f40639ed5b
--- /dev/null
+++ b/include/mach/k3/r5.h
@@ -0,0 +1,9 @@
+#ifndef __MACH_K3_R5_H
+#define __MACH_K3_R5_H
+
+void k3_ctrl_mmr_unlock(void);
+void k3_mpu_setup_regions(void);
+void am625_early_init(void);
+struct rproc *ti_k3_am64_get_handle(void);
+
+#endif /* __MACH_K3_R5_H */

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 17/20] ARM: k3: Add k3img tool
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (15 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 16/20] ARM: k3: Add initial r5 support Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 18/20] ARM: beagleplay: add binary files Sascha Hauer
                   ` (2 subsequent siblings)
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

The image format for the TI K3 SoCs is basically a x509 certificate
file. In U-Boot this image is generated with binman. This patch adds
a simple shell script using openssl directly. This is by far not so
sophisticated as the U-Boot variant, but is enough for now to get a
beagleplay up and running.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/mach-k3/ti-degenerate-key.pem |  10 +++
 images/Makefile.k3                     |   7 ++
 scripts/k3img                          | 160 +++++++++++++++++++++++++++++++++
 3 files changed, 177 insertions(+)

diff --git a/arch/arm/mach-k3/ti-degenerate-key.pem b/arch/arm/mach-k3/ti-degenerate-key.pem
new file mode 100644
index 0000000000..bd7d3745ad
--- /dev/null
+++ b/arch/arm/mach-k3/ti-degenerate-key.pem
@@ -0,0 +1,10 @@
+-----BEGIN RSA PRIVATE KEY-----
+MIIBWwIBAAKBgQDRfrnXQaP0k6vRK/gZ+bDflSU6y1JagGeQ/b+QYuiDz14japog
+8fRSu5WBsAxaSaySAUwS3L9Ppw+hGMecmyIJ494aMfZTtk1g49gU58joduiRnu7e
+QSZHMnehhuNlfD7A2tAAKnxIYuabs8zHYM/SS9Ne7t3kIQMbKfUSzNy6qQIBAQIB
+AQJBAOelUA376o6w3HkShXfN+shaOZYqFuTJ9exLMwsLp7DZKXB5F9I4JJ+Vkvho
+k6QWs7vkhleLSYUZknXHYm26ZE0CQQDnhTtd4PTBoZPjPXOeYMJFtEdMNy0XP6ey
+bcce389ugoY7BEkvASrd8PHgJQHziepgWOG4DGp33c64Hfq4zI3NAgEBAgEBAkA0
+RbK4uqoLciQluesTPU6lBy7Se3Dw0F9xBqlF5SR4KI6q+zQrHpBKyFOofMHZgizR
+iCrL55cxEM146zMw3AnF
+-----END RSA PRIVATE KEY-----
diff --git a/images/Makefile.k3 b/images/Makefile.k3
index f7acd78014..f2857791c8 100644
--- a/images/Makefile.k3
+++ b/images/Makefile.k3
@@ -11,3 +11,10 @@ $(obj)/k3-am625-beagleplay.fit: $(obj)/barebox-beagleplay.img
 FILE_barebox-beagleplay-fit.img = k3-am625-beagleplay.fit
 image-$(CONFIG_MACH_BEAGLEPLAY) += barebox-beagleplay-fit.img
 
+quiet_cmd_k3_image = K3IMG   $@
+      cmd_k3_image = $(srctree)/scripts/k3img --sysfw $(SYSFW_$(@F)) \
+		--sysfwdata $(SYSFWDATA_$(@F)) --dmdata $(DMDATA_$(@F)) \
+		--key $(KEY_$(@F)) --sbl $< --out $@
+
+$(obj)/%.k3img: $(obj)/% scripts/k3img FORCE
+	$(call if_changed,k3_image)
diff --git a/scripts/k3img b/scripts/k3img
new file mode 100755
index 0000000000..5a94576275
--- /dev/null
+++ b/scripts/k3img
@@ -0,0 +1,160 @@
+#!/bin/bash
+
+TEMP=$(getopt -o '' --long 'sysfw:,sysfwdata:,dmdata:,out:,sbl:,key:' -n 'k3img' -- "$@")
+
+if [ $? -ne 0 ]; then
+	echo 'Terminating...' >&2
+	exit 1
+fi
+
+# Note the quotes around "$TEMP": they are essential!
+eval set -- "$TEMP"
+unset TEMP
+
+while true; do
+        case "$1" in
+        '--sysfw')
+		sysfw="$2"
+		shift 2
+		continue
+	;;
+        '--sysfwdata')
+		sysfwdata="$2"
+		shift 2
+		continue
+	;;
+        '--sysfw')
+		sysfw="$2"
+		shift 2
+		continue
+	;;
+        '--dmdata')
+		dmdata="$2"
+		shift 2
+		continue
+	;;
+	'--out')
+		out="$2"
+		shift 2
+		continue
+	;;
+	'--sbl')
+		sbl="$2"
+		shift 2
+		continue
+	;;
+	'--key')
+		key="$2"
+		shift 2
+		continue
+	;;
+	'--')
+		shift
+		break
+	;;
+	*)
+		echo 'Internal error!' >&2
+		echo $1 ficken
+		exit 1
+	;;
+	esac
+done
+
+shasbl=$(sha512sum $sbl | sed 's/ .*//')
+shasysfw=$(sha512sum $sysfw | sed 's/ .*//')
+shasysfwdata=$(sha512sum $sysfwdata | sed 's/ .*//')
+shadmdata=$(sha512sum $dmdata | sed 's/ .*//')
+
+sblsize=$(stat -c%s $sbl)
+sysfwsize=$(stat -c%s $sysfw)
+sysfwdatasize=$(stat -c%s $sysfwdata)
+dmdatasize=$(stat -c%s $dmdata)
+
+total=$(($sblsize + sysfwsize + $sysfwdatasize + dmdatasize))
+
+certcfg=$(mktemp k3img.XXXXXXX)
+cert=$(mktemp k3img.XXXXXXX)
+
+cat > $certcfg <<EndOfHereDocument
+[ req ]
+distinguished_name     = req_distinguished_name
+x509_extensions        = v3_ca
+prompt                 = no
+dirstring_type         = nobmp
+
+[ req_distinguished_name ]
+C                      = US
+ST                     = TX
+L                      = Dallas
+O                      = Texas Instruments Incorporated
+OU                     = Processors
+CN                     = TI Support
+emailAddress           = support@ti.com
+
+[ v3_ca ]
+basicConstraints = CA:true
+1.3.6.1.4.1.294.1.3=ASN1:SEQUENCE:swrv
+1.3.6.1.4.1.294.1.9=ASN1:SEQUENCE:ext_boot_info
+1.3.6.1.4.1.294.1.8=ASN1:SEQUENCE:debug
+
+[swrv]
+swrv=INTEGER:1
+
+[ext_boot_info]
+extImgSize=INTEGER:$total
+numComp=INTEGER:4
+sbl=SEQUENCE:sbl
+sysfw=SEQUENCE:sysfw
+sysfw_data=SEQUENCE:sysfw_data
+
+dm_data=SEQUENCE:dm_data
+
+[sbl]
+compType = INTEGER:1
+bootCore = INTEGER:16
+compOpts = INTEGER:0
+destAddr = FORMAT:HEX,OCT:43c00000
+compSize = INTEGER:$sblsize
+shaType  = OID:2.16.840.1.101.3.4.2.3
+shaValue = FORMAT:HEX,OCT:$shasbl
+
+[sysfw]
+compType = INTEGER:2
+bootCore = INTEGER:0
+compOpts = INTEGER:0
+destAddr = FORMAT:HEX,OCT:00040000
+compSize = INTEGER:$sysfwsize
+shaType  = OID:2.16.840.1.101.3.4.2.3
+shaValue = FORMAT:HEX,OCT:$shasysfw
+
+[sysfw_data]
+compType = INTEGER:18
+bootCore = INTEGER:0
+compOpts = INTEGER:0
+destAddr = FORMAT:HEX,OCT:00067000
+compSize = INTEGER:$sysfwdatasize
+shaType  = OID:2.16.840.1.101.3.4.2.3
+shaValue = FORMAT:HEX,OCT:$shasysfwdata
+
+[ debug ]
+debugUID = FORMAT:HEX,OCT:0000000000000000000000000000000000000000000000000000000000000000
+debugType = INTEGER:4
+coreDbgEn = INTEGER:0
+coreDbgSecEn = INTEGER:0
+
+
+
+[dm_data]
+compType = INTEGER:17
+bootCore = INTEGER:16
+compOpts = INTEGER:0
+destAddr = FORMAT:HEX,OCT:43c3a800
+compSize = INTEGER:$dmdatasize
+shaType  = OID:2.16.840.1.101.3.4.2.3
+shaValue = FORMAT:HEX,OCT:$shadmdata
+
+EndOfHereDocument
+
+openssl req -new -x509 -key $key -nodes -outform DER -out $cert -config $certcfg -sha512
+
+cat $cert $sbl $sysfw $sysfwdata $dmdata > $out

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 18/20] ARM: beagleplay: add binary files
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (16 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 17/20] ARM: k3: Add k3img tool Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 19/20] ARM: beagleplay: add Cortex-R5 boot support Sascha Hauer
  2024-11-29 11:44 ` [PATCH 20/20] Documentation: add build documentation for TI K3 SoCs Sascha Hauer
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

These files are generated from yaml files in U-Boot. Ideally we would
use these yaml files and convert them ourselves, but for now just use
the binary files and leave the conversion for later patches.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/boards/beagleplay/combined-dm-cfg.bin    | Bin 0 -> 1346 bytes
 arch/arm/boards/beagleplay/combined-sysfw-cfg.bin | Bin 0 -> 1740 bytes
 2 files changed, 0 insertions(+), 0 deletions(-)

diff --git a/arch/arm/boards/beagleplay/combined-dm-cfg.bin b/arch/arm/boards/beagleplay/combined-dm-cfg.bin
new file mode 100644
index 0000000000..83fb5ee925
Binary files /dev/null and b/arch/arm/boards/beagleplay/combined-dm-cfg.bin differ
diff --git a/arch/arm/boards/beagleplay/combined-sysfw-cfg.bin b/arch/arm/boards/beagleplay/combined-sysfw-cfg.bin
new file mode 100644
index 0000000000..25f35d46ce
Binary files /dev/null and b/arch/arm/boards/beagleplay/combined-sysfw-cfg.bin differ

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 19/20] ARM: beagleplay: add Cortex-R5 boot support
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (17 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 18/20] ARM: beagleplay: add binary files Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  2024-11-29 11:44 ` [PATCH 20/20] Documentation: add build documentation for TI K3 SoCs Sascha Hauer
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

This adds a new image for the beagleplay board for running on the
Cortex-R5 boot processor. It will setup the SDRAM and load and start
the following stages from the boot medium.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/boards/beagleplay/Makefile     |   4 +-
 arch/arm/boards/beagleplay/ddr.c        | 567 ++++++++++++++++++++++++++++++++
 arch/arm/boards/beagleplay/ddr.h        |   6 +
 arch/arm/boards/beagleplay/entry-r5.S   |  18 +
 arch/arm/boards/beagleplay/lowlevel.c   |  39 +++
 arch/arm/dts/Makefile                   |   2 +-
 arch/arm/dts/k3-am625-r5-beagleplay.dts |   4 +
 images/Makefile.k3                      |  17 +
 8 files changed, 655 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boards/beagleplay/Makefile b/arch/arm/boards/beagleplay/Makefile
index 69935cc168..396dff29a2 100644
--- a/arch/arm/boards/beagleplay/Makefile
+++ b/arch/arm/boards/beagleplay/Makefile
@@ -1 +1,3 @@
-pbl-y += lowlevel.o entry.o
+pbl-y += lowlevel.o
+pbl-$(CONFIG_MACH_K3_CORTEX_A) += entry.o
+pbl-$(CONFIG_MACH_K3_CORTEX_R5) += entry-r5.o ddr.o
diff --git a/arch/arm/boards/beagleplay/ddr.c b/arch/arm/boards/beagleplay/ddr.c
new file mode 100644
index 0000000000..efab06a1dc
--- /dev/null
+++ b/arch/arm/boards/beagleplay/ddr.c
@@ -0,0 +1,567 @@
+#include <soc/k3/ddr.h>
+
+#include "ddr.h"
+
+static struct reginitdata reginitdata = {
+	.ctl_regs = {
+		0x00000a00, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x000890b8,
+		0x00000000, 0x00000000, 0x00000000, 0x000890b8,
+		0x00000000, 0x00000000, 0x00000000, 0x000890b8,
+		0x00000000, 0x00000000, 0x00000000, 0x01010100,
+		0x01000100, 0x01000110, 0x02010002, 0x00027100,
+		0x00061a80, 0x04000400, 0x00000400, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x0400091c, 0x1c1c1c1c,
+		0x0400091c, 0x1c1c1c1c, 0x0400091c, 0x1c1c1c1c,
+		0x05050404, 0x00002706, 0x0602001d, 0x05001d0b,
+		0x00270605, 0x0602001d, 0x05001d0b, 0x00270605,
+		0x0602001d, 0x07001d0b, 0x00180807, 0x0400db60,
+		0x07070009, 0x00001808, 0x0400db60, 0x07070009,
+		0x00001808, 0x0400db60, 0x03000009, 0x0d0c0002,
+		0x0d0c0d0c, 0x01010000, 0x03191919, 0x0b0b0b0b,
+		0x00000b0b, 0x00000101, 0x00000000, 0x01000000,
+		0x01180803, 0x00001860, 0x00000118, 0x00001860,
+		0x00000118, 0x00001860, 0x00000005, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00090009,
+		0x00000009, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00010001, 0x00040001,
+		0x04000120, 0x04000120, 0x01200120, 0x01200120,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x03010000, 0x00010000,
+		0x00000000, 0x01000000, 0x80104002, 0x00040003,
+		0x00040005, 0x00030000, 0x00050004, 0x00000004,
+		0x00040003, 0x00040005, 0x00000000, 0x00061800,
+		0x00061800, 0x00061800, 0x00061800, 0x00061800,
+		0x00000000, 0x0000aaa0, 0x00061800, 0x00061800,
+		0x00061800, 0x00061800, 0x00061800, 0x00000000,
+		0x0000aaa0, 0x00061800, 0x00061800, 0x00061800,
+		0x00061800, 0x00061800, 0x00000000, 0x0000aaa0,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x080c0000, 0x080c080c, 0x08000000, 0x00000808,
+		0x000e0000, 0x00080808, 0x0e000000, 0x08080800,
+		0x00000000, 0x0000080e, 0x00040003, 0x00000007,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x01000000, 0x00000000,
+		0x00001500, 0x0000100e, 0x00000000, 0x00000000,
+		0x00000001, 0x00000002, 0x00000c00, 0x00001000,
+		0x00000c00, 0x00001000, 0x00000c00, 0x00001000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00042400, 0x00000301, 0x00000000, 0x00000424,
+		0x00000301, 0x00000000, 0x00000424, 0x00000301,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000424, 0x00000301, 0x00000000, 0x00000424,
+		0x00000301, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00001401, 0x00001401, 0x00001401, 0x00001401,
+		0x00001401, 0x00001401, 0x00000493, 0x00000493,
+		0x00000493, 0x00000493, 0x00000493, 0x00000493,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00010000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000101, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x0c181511, 0x00000304,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00040000, 0x00800200, 0x00000000,
+		0x02000400, 0x00000080, 0x00040000, 0x00800200,
+		0x00000000, 0x00000000, 0x00000000, 0x00000100,
+		0x01010000, 0x00000000, 0x3fff0000, 0x000fff00,
+		0xffffffff, 0x00ffff00, 0x0a000000, 0x0001ffff,
+		0x01010101, 0x01010101, 0x00000118, 0x00000c01,
+		0x00000000, 0x00000000, 0x00000000, 0x01000000,
+		0x00000100, 0x00010000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x0c000000, 0x060c0606,
+		0x06060c06, 0x00010101, 0x02000000, 0x05020101,
+		0x00000505, 0x02020200, 0x02020202, 0x02020202,
+		0x02020202, 0x00000000, 0x00000000, 0x04000100,
+		0x1e000004, 0x000030c0, 0x00000200, 0x00000200,
+		0x00000200, 0x00000200, 0x0000db60, 0x0001e780,
+		0x0c0d0302, 0x001e090a, 0x000030c0, 0x00000200,
+		0x00000200, 0x00000200, 0x00000200, 0x0000db60,
+		0x0001e780, 0x0c0d0302, 0x001e090a, 0x000030c0,
+		0x00000200, 0x00000200, 0x00000200, 0x00000200,
+		0x0000db60, 0x0001e780, 0x0c0d0302, 0x0000090a,
+		0x00000000, 0x0302000a, 0x01000500, 0x01010001,
+		0x00010001, 0x01010001, 0x02010000, 0x00000200,
+		0x02000201, 0x00000000, 0x00202020
+	},
+
+	.pi_regs = {
+		0x00000a00, 0x00000000, 0x00000000, 0x01000000,
+		0x00000001, 0x00010064, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00010001, 0x00000000, 0x00010001,
+		0x00000005, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x280d0001, 0x00000000, 0x00010000, 0x00003200,
+		0x00000000, 0x00000000, 0x00060602, 0x00000000,
+		0x00000000, 0x00000000, 0x00000001, 0x00000055,
+		0x000000aa, 0x000000ad, 0x00000052, 0x0000006a,
+		0x00000095, 0x00000095, 0x000000ad, 0x00000000,
+		0x00000000, 0x00010100, 0x00000014, 0x000007d0,
+		0x00000300, 0x00000000, 0x00000000, 0x01000000,
+		0x00010101, 0x01000000, 0x00000000, 0x00010000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00001400, 0x00000000, 0x01000000, 0x00000404,
+		0x00000001, 0x0001010e, 0x02040100, 0x00010000,
+		0x00000034, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000005,
+		0x01000000, 0x04000100, 0x00020000, 0x00010002,
+		0x00000001, 0x00020001, 0x00020002, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000300,
+		0x0a090b0c, 0x04060708, 0x01000005, 0x00000800,
+		0x00000000, 0x00010008, 0x00000000, 0x0000aa00,
+		0x00000000, 0x00010000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000008, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00010100, 0x00000000, 0x00000000,
+		0x00027100, 0x00061a80, 0x00000100, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x01000000, 0x00010003, 0x02000101, 0x01030001,
+		0x00010400, 0x06000105, 0x01070001, 0x00000000,
+		0x00000000, 0x00000000, 0x00010000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00010000,
+		0x00000004, 0x00000000, 0x00000000, 0x00000000,
+		0x00007800, 0x00780078, 0x00141414, 0x0000003a,
+		0x0000003a, 0x0004003a, 0x04000400, 0xc8040009,
+		0x0400091c, 0x00091cc8, 0x001cc804, 0x00000118,
+		0x00001860, 0x00000118, 0x00001860, 0x00000118,
+		0x04001860, 0x01010404, 0x00001901, 0x00190019,
+		0x010c010c, 0x0000010c, 0x00000000, 0x05000000,
+		0x01010505, 0x01010101, 0x00181818, 0x00000000,
+		0x00000000, 0x0d000000, 0x0a0a0d0d, 0x0303030a,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x0d090000, 0x0d09000d, 0x0d09000d,
+		0x0000000d, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x16000000, 0x001600c8, 0x001600c8,
+		0x010100c8, 0x00001b01, 0x1f0f0053, 0x05000001,
+		0x001b0a0d, 0x1f0f0053, 0x05000001, 0x001b0a0d,
+		0x1f0f0053, 0x05000001, 0x00010a0d, 0x0c0b0700,
+		0x000d0605, 0x0000c570, 0x0000001d, 0x180a0800,
+		0x0b071c1c, 0x0d06050c, 0x0000c570, 0x0000001d,
+		0x180a0800, 0x0b071c1c, 0x0d06050c, 0x0000c570,
+		0x0000001d, 0x180a0800, 0x00001c1c, 0x000030c0,
+		0x0001e780, 0x000030c0, 0x0001e780, 0x000030c0,
+		0x0001e780, 0x04000400, 0x03030400, 0x00040003,
+		0x04000400, 0x0c080c08, 0x00000c08, 0x000890b8,
+		0x00000000, 0x00000000, 0x00000000, 0x00000120,
+		0x000890b8, 0x00000000, 0x00000000, 0x00000000,
+		0x00000120, 0x000890b8, 0x00000000, 0x00000000,
+		0x00000000, 0x02000120, 0x00000080, 0x00020000,
+		0x00000080, 0x00020000, 0x00000080, 0x00000000,
+		0x00000000, 0x00040404, 0x00000000, 0x02010102,
+		0x67676767, 0x00000202, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x0d100f00,
+		0x0003020e, 0x00000001, 0x01000000, 0x00020201,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000000, 0x00000000, 0x00001401, 0x00000493,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000000, 0x00000000, 0x00001401, 0x00000493,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000000, 0x00000000, 0x00001401, 0x00000493,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000000, 0x00000000, 0x00001401, 0x00000493,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000000, 0x00000000, 0x00001401, 0x00000493,
+		0x00000000, 0x00000424, 0x00000301, 0x00000000,
+		0x00000000, 0x00000000, 0x00001401, 0x00000493,
+		0x00000000
+	},
+
+	.phy_regs = {
+		0x04c00000, 0x00000000, 0x00000200, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000001, 0x00000000, 0x00000000, 0x010101ff,
+		0x00010000, 0x00c00004, 0x00cc0008, 0x00660201,
+		0x00000000, 0x00000000, 0x00000000, 0x0000aaaa,
+		0x00005555, 0x0000b5b5, 0x00004a4a, 0x00005656,
+		0x0000a9a9, 0x0000b7b7, 0x00004848, 0x00000000,
+		0x00000000, 0x08000000, 0x0f000008, 0x00000f0f,
+		0x00e4e400, 0x00070820, 0x000c0020, 0x00062000,
+		0x00000000, 0x55555555, 0xaaaaaaaa, 0x55555555,
+		0xaaaaaaaa, 0x00005555, 0x01000100, 0x00800180,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000004, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x041f07ff, 0x00000000, 0x01ccb001, 0x2000ccb0,
+		0x20000140, 0x07ff0200, 0x0000dd01, 0x10100303,
+		0x10101010, 0x10101010, 0x00021010, 0x00100010,
+		0x00100010, 0x00100010, 0x00100010, 0x02020010,
+		0x51515041, 0x31804000, 0x04bf0340, 0x01008080,
+		0x04050001, 0x00000504, 0x42100010, 0x010c053e,
+		0x000f0c14, 0x01000140, 0x007a0120, 0x00000c00,
+		0x000001cc, 0x20100200, 0x00000005, 0x76543210,
+		0x00000008, 0x02800280, 0x02800280, 0x02800280,
+		0x02800280, 0x00000280, 0x00008000, 0x00800080,
+		0x00800080, 0x00800080, 0x00800080, 0x00800080,
+		0x00800080, 0x00800080, 0x00800080, 0x01000080,
+		0x01000000, 0x00000000, 0x00000000, 0x00080200,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x04c00000, 0x00000000, 0x00000200, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000001, 0x00000000, 0x00000000, 0x010101ff,
+		0x00010000, 0x00c00004, 0x00cc0008, 0x00660201,
+		0x00000000, 0x00000000, 0x00000000, 0x0000aaaa,
+		0x00005555, 0x0000b5b5, 0x00004a4a, 0x00005656,
+		0x0000a9a9, 0x0000b7b7, 0x00004848, 0x00000000,
+		0x00000000, 0x08000000, 0x0f000008, 0x00000f0f,
+		0x00e4e400, 0x00070820, 0x000c0020, 0x00062000,
+		0x00000000, 0x55555555, 0xaaaaaaaa, 0x55555555,
+		0xaaaaaaaa, 0x00005555, 0x01000100, 0x00800180,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000004, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x041f07ff, 0x00000000, 0x01ccb001, 0x2000ccb0,
+		0x20000140, 0x07ff0200, 0x0000dd01, 0x10100303,
+		0x10101010, 0x10101010, 0x00021010, 0x00100010,
+		0x00100010, 0x00100010, 0x00100010, 0x02020010,
+		0x51515041, 0x31804000, 0x04bf0340, 0x01008080,
+		0x04050001, 0x00000504, 0x42100010, 0x010c053e,
+		0x000f0c14, 0x01000140, 0x007a0120, 0x00000c00,
+		0x000001cc, 0x20100200, 0x00000005, 0x76543210,
+		0x00000008, 0x02800280, 0x02800280, 0x02800280,
+		0x02800280, 0x00000280, 0x00008000, 0x00800080,
+		0x00800080, 0x00800080, 0x00800080, 0x00800080,
+		0x00800080, 0x00800080, 0x00800080, 0x01000080,
+		0x01000000, 0x00000000, 0x00000000, 0x00080200,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000100, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000100, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00dcba98, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x0a418820, 0x103f0000, 0x000f0100, 0x0000000f,
+		0x020002cc, 0x00030000, 0x00000300, 0x00000300,
+		0x00000300, 0x00000300, 0x00000300, 0x42080010,
+		0x0000003e, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000100, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000100, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00dcba98, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x16a4a0e6, 0x103f0000, 0x000f0000, 0x0000000f,
+		0x020002cc, 0x00030000, 0x00000300, 0x00000300,
+		0x00000300, 0x00000300, 0x00000300, 0x42080010,
+		0x0000003e, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000100, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000100, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00dcba98, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x2307b9ac, 0x10030000, 0x000f0000, 0x0000000f,
+		0x020002cc, 0x00030000, 0x00000300, 0x00000300,
+		0x00000300, 0x00000300, 0x00000300, 0x42080010,
+		0x0000003e, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000100, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00050000, 0x04000100,
+		0x00000055, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x01002000, 0x00004001, 0x00020028,
+		0x00010100, 0x00000001, 0x00000000, 0x0f0f0e06,
+		0x00010101, 0x010f0004, 0x00000000, 0x00000000,
+		0x00000064, 0x00000000, 0x00000000, 0x01020103,
+		0x0f020102, 0x03030303, 0x03030303, 0x00040000,
+		0x00004201, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x07070001,
+		0x00005400, 0x000040a2, 0x00024410, 0x00004410,
+		0x00004410, 0x00004410, 0x00004410, 0x00004410,
+		0x00004410, 0x00004410, 0x00004410, 0x00004410,
+		0x00000000, 0x00000046, 0x00000400, 0x00000008,
+		0x00000000, 0x00000000, 0x00000000, 0x00000000,
+		0x00000000, 0x03000000, 0x00000000, 0x00000000,
+		0x00000000, 0x04102006, 0x00041020, 0x01c98c98,
+		0x3f400000, 0x3f3f1f3f, 0x0000001f, 0x00000000,
+		0x00000000, 0x00000000, 0x00000001, 0x00000000,
+		0x00000000, 0x00000000, 0x00000000, 0x76543210,
+		0x00000098, 0x00000000, 0x00000000, 0x00000000,
+		0x00040700, 0x00000000, 0x00000000, 0x00000000,
+		0x00000002, 0x00000100, 0x00000000, 0x00000fc3,
+		0x00020002, 0x00000000, 0x00001142, 0x03020400,
+		0x00000080, 0x03900390, 0x03900390, 0x03900390,
+		0x03900390, 0x03900390, 0x03900390, 0x00000300,
+		0x00000300, 0x00000300, 0x00000300, 0x31823fc7,
+		0x00000000, 0x0c000d3f, 0x30000d3f, 0x300d3f11,
+		0x01990000, 0x000d3fcc, 0x00000c11, 0x300d3f11,
+		0x01990000, 0x300c3f11, 0x01990000, 0x300c3f11,
+		0x01990000, 0x300d3f11, 0x01990000, 0x300d3f11
+	}
+};
+
+static struct k3_ddr_initdata initdata = {
+	.reginit = &reginitdata,
+};
+
+void beagleplay_ddr_init(void)
+{
+	k3_ddrss_init(&initdata);
+}
diff --git a/arch/arm/boards/beagleplay/ddr.h b/arch/arm/boards/beagleplay/ddr.h
new file mode 100644
index 0000000000..8f35c03ed4
--- /dev/null
+++ b/arch/arm/boards/beagleplay/ddr.h
@@ -0,0 +1,6 @@
+#ifndef __BEAGLEPLAY_DDR_H
+#define __BEAGLEPLAY_DDR_H
+
+void beagleplay_ddr_init(void);
+
+#endif /* __BEAGLEPLAY_DDR_H */
diff --git a/arch/arm/boards/beagleplay/entry-r5.S b/arch/arm/boards/beagleplay/entry-r5.S
new file mode 100644
index 0000000000..712f0f4b8c
--- /dev/null
+++ b/arch/arm/boards/beagleplay/entry-r5.S
@@ -0,0 +1,18 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+#include <linux/linkage.h>
+
+#define SRAM_BASE 0x43c00000
+
+#define STACK_TOP SRAM_BASE + 0x3d000
+
+.arm
+.section .text_head_entry_start_beagleplay_r5;
+
+ENTRY(start_beagleplay_r5)
+        ldr r3, =STACK_TOP
+        mov sp, r3
+        ldr pc, _reset
+
+_reset: .word SRAM_BASE + beagleplay_r5_entry
+
+ENDPROC(start_beagleplay_r5)
diff --git a/arch/arm/boards/beagleplay/lowlevel.c b/arch/arm/boards/beagleplay/lowlevel.c
index 9d76dbd0a2..1d1c42aed4 100644
--- a/arch/arm/boards/beagleplay/lowlevel.c
+++ b/arch/arm/boards/beagleplay/lowlevel.c
@@ -3,8 +3,13 @@
 #include <common.h>
 #include <asm/barebox-arm-head.h>
 #include <asm/barebox-arm.h>
+#include <mach/k3/debug_ll.h>
 #include <debug_ll.h>
 #include <pbl.h>
+#include <cache.h>
+#include <mach/k3/r5.h>
+
+#include "ddr.h"
 
 /* Called from assembly */
 void beagleplay(void);
@@ -31,3 +36,37 @@ void beagleplay(void)
 
 	beagleplay_continue();
 }
+
+extern char __dtb_k3_am625_r5_beagleplay_start[];
+
+static noinline void beagleplay_r5_continue(void)
+{
+	pbl_set_putc((void *)debug_ll_ns16550_putc, (void *)AM62X_UART_UART0_BASE);
+
+	putc_ll('>');
+
+	k3_mpu_setup_regions();
+	icache_enable();
+
+	am625_early_init();
+	beagleplay_ddr_init();
+
+	barebox_arm_entry(0x80000000, 0x80000000, __dtb_k3_am625_r5_beagleplay_start);
+}
+
+void beagleplay_r5_entry(void);
+
+void beagleplay_r5_entry(void)
+{
+	k3_ctrl_mmr_unlock();
+
+	writel(0x00050000, 0xf41c8);
+	writel(0x00010000, 0xf41cc);
+
+	k3_debug_ll_init((void *)AM62X_UART_UART0_BASE);
+
+	relocate_to_current_adr();
+	setup_c();
+
+	beagleplay_r5_continue();
+}
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index fe32b812f6..ee9ac88c33 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -7,7 +7,7 @@ obj- += dummy.o
 lwl-$(CONFIG_MACH_ADVANTECH_ROM_742X) += imx6dl-advantech-rom-7421.dtb.o
 lwl-$(CONFIG_MACH_AFI_GF) += am335x-afi-gf.dtb.o
 lwl-$(CONFIG_MACH_BEAGLEBONE) += am335x-bone.dtb.o am335x-boneblack.dtb.o am335x-bone-common.dtb.o
-lwl-$(CONFIG_MACH_BEAGLEPLAY) += k3-am625-beagleplay.dtb.o
+lwl-$(CONFIG_MACH_BEAGLEPLAY) += k3-am625-beagleplay.dtb.o k3-am625-r5-beagleplay.dtb.o
 lwl-$(CONFIG_MACH_CLEP7212) += ep7212-clep7212.dtb.o
 lwl-$(CONFIG_MACH_CM_FX6) += imx6dl-cm-fx6.dtb.o imx6q-cm-fx6.dtb.o imx6q-utilite.dtb.o
 lwl-$(CONFIG_MACH_DFI_FS700_M60) += imx6q-dfi-fs700-m60-6q.dtb.o imx6dl-dfi-fs700-m60-6s.dtb.o
diff --git a/arch/arm/dts/k3-am625-r5-beagleplay.dts b/arch/arm/dts/k3-am625-r5-beagleplay.dts
new file mode 100644
index 0000000000..49649acc3e
--- /dev/null
+++ b/arch/arm/dts/k3-am625-r5-beagleplay.dts
@@ -0,0 +1,4 @@
+/dts-v1/;
+
+#include "k3-am625-beagleplay.dts"
+#include "k3-am625-r5.dtsi"
diff --git a/images/Makefile.k3 b/images/Makefile.k3
index f2857791c8..8d86f1f2e1 100644
--- a/images/Makefile.k3
+++ b/images/Makefile.k3
@@ -3,6 +3,8 @@
 # barebox image generation Makefile for K3 images
 #
 
+ifdef CONFIG_MACH_K3_CORTEX_A
+
 pblb-$(CONFIG_MACH_BEAGLEPLAY) += start_beagleplay
 FILE_barebox-beagleplay.img = start_beagleplay.pblb
 image-$(CONFIG_MACH_BEAGLEPLAY) += barebox-beagleplay.img
@@ -11,6 +13,21 @@ $(obj)/k3-am625-beagleplay.fit: $(obj)/barebox-beagleplay.img
 FILE_barebox-beagleplay-fit.img = k3-am625-beagleplay.fit
 image-$(CONFIG_MACH_BEAGLEPLAY) += barebox-beagleplay-fit.img
 
+endif
+
+ifdef CONFIG_MACH_K3_CORTEX_R5
+
+SYSFW_start_beagleplay_r5.pblb.k3img=$(srctree)/firmware/ti-fs-firmware-am62x-gp.bin
+SYSFWDATA_start_beagleplay_r5.pblb.k3img=$(board)/beagleplay/combined-sysfw-cfg.bin
+DMDATA_start_beagleplay_r5.pblb.k3img=$(board)/beagleplay/combined-dm-cfg.bin
+KEY_start_beagleplay_r5.pblb.k3img=$(srctree)/arch/arm/mach-k3/ti-degenerate-key.pem
+
+pblb-$(CONFIG_MACH_BEAGLEPLAY) += start_beagleplay_r5
+FILE_barebox-beagleplay-r5.img = start_beagleplay_r5.pblb.k3img
+image-$(CONFIG_MACH_BEAGLEPLAY) += barebox-beagleplay-r5.img
+
+endif
+
 quiet_cmd_k3_image = K3IMG   $@
       cmd_k3_image = $(srctree)/scripts/k3img --sysfw $(SYSFW_$(@F)) \
 		--sysfwdata $(SYSFWDATA_$(@F)) --dmdata $(DMDATA_$(@F)) \

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

* [PATCH 20/20] Documentation: add build documentation for TI K3 SoCs
  2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
                   ` (18 preceding siblings ...)
  2024-11-29 11:44 ` [PATCH 19/20] ARM: beagleplay: add Cortex-R5 boot support Sascha Hauer
@ 2024-11-29 11:44 ` Sascha Hauer
  19 siblings, 0 replies; 21+ messages in thread
From: Sascha Hauer @ 2024-11-29 11:44 UTC (permalink / raw)
  To: open list:BAREBOX

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 Documentation/boards/ti-k3.rst | 79 ++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 79 insertions(+)

diff --git a/Documentation/boards/ti-k3.rst b/Documentation/boards/ti-k3.rst
new file mode 100644
index 0000000000..a1bf0b92e8
--- /dev/null
+++ b/Documentation/boards/ti-k3.rst
@@ -0,0 +1,79 @@
+TI K3 based boards
+==================
+
+The TI K3 is a line of 64-bit ARM SoCs.
+
+The boot process of the TI K3 SoCs is a two step process. The first stage boot loader
+is loaded by the ROM code and executed on a Cortex-R5 processor. The code on this
+processor is responsible for setting up the initial clocks, power domains and DRAM.
+It then loads the binaries for the A53 cores into DRAM and starts the A53 core. From
+this point on the Cortex-R5 processor is used as a system controller which controls
+clocks and power domains of the SoC.
+
+Prerequisites
+-------------
+
+There are several binary blobs required for building barebox for TI K3 SoCs. Find them
+in git://git.ti.com/processor-firmware/ti-linux-firmware.git. The repository is assumed
+to be checked out at ``$TI_LINUX_FIRMWARE``. The K3 SoCs boot from a FAT partition on
+SD/eMMC cards. During the next steps the files are copied to ``$TI_BOOT``. This is assumed
+to be an empty directory. After the build process copy its contents to a FAT filesystem
+on an SD/eMMC card.
+
+The Cortex-R5 is a 32-bit processors whereas the Cortex-A53 are 64-bit processors, so
+both 32-bit and 64-bit toolchains are needed::
+
+  export CROSS_COMPILE_32=arm-linux-gnueabihf-
+  export CROSS_COMPILE_64=aarch64-v8a-linux-gnu-
+
+Building barebox for the Cortex-R5 processor
+--------------------------------------------
+
+The following assumes barebox is built for a BeaglePlay board. The exact filenames
+need to be adjusted for other boards.
+
+There's a single ``k3-r5_defconfig`` for all K3 boards. This builds the boot images
+for the Cortex-R5 processors::
+
+  cp $TI_LINUX_FIRMWARE/ti-linux-firmware/ti-sysfw/ti-fs-firmware-am62x-gp.bin firmware/
+  export ARCH=arm CROSS_COMPILE=$CROSS_COMPILE_32
+  make k3-r5_defconfig
+  make
+  cp images/barebox-beagleplay-r5.img $TI_BOOT/tiboot3.bin
+
+Building barebox for the Cortex-A53 processors
+----------------------------------------------
+
+The BeaglePlay image is built as part of the ``multi_v8_defconfig``::
+
+  export ARCH=arm CROSS_COMPILE=CROSS_COMPILE_64
+  make multi_v8_defconfig
+  make
+  cp images/barebox-beagleplay.img $TI_BOOT/barebox.bin
+
+Building TF-A
+-------------
+
+The Arm Trusted Firmware is built from https://github.com/ARM-software/arm-trusted-firmware.git::
+
+  make CROSS_COMPILE=$CROSS_COMPILE_64 ARCH=aarch64 PLAT=k3 SPD=opteed \
+        TARGET_BOARD=lite
+  cp build/k3/lite/release/bl31.bin $TI_BOOT/bl31.bin
+
+Bulding OP-TEE
+--------------
+
+OP-TEE is built from https://github.com/OP-TEE/optee_os.git::
+
+  make CROSS_COMPILE64=$CC64 CFG_ARM64_core=y CFG_WITH_SOFTWARE_PRNG=y \
+        PLATFORM=k3-am62x
+  cp out/arm-plat-k3/core/tee-raw.bin $TI_BOOT/optee.bin
+
+Copying ti-dm.bin
+-----------------
+
+The ``ti-dm.bin`` binary is part of ti-linux-firmware.git, this needs to be
+copied to the eMMC/SD as well::
+
+  cp $TI_LINUX_FIRMWARE/ti-dm/am62xx/ipc_echo_testb_mcu1_0_release_strip.xer5f $TI_BOOT/ti-dm.bin
+

-- 
2.39.5




^ permalink raw reply	[flat|nested] 21+ messages in thread

end of thread, other threads:[~2024-11-29 13:07 UTC | newest]

Thread overview: 21+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-11-29 11:44 [PATCH 00/20] ARM: K3: Add R5 boot support Sascha Hauer
2024-11-29 11:44 ` [PATCH 01/20] ARM: add ARMv7R MPU support Sascha Hauer
2024-11-29 11:44 ` [PATCH 02/20] lib/rationale: compile for pbl Sascha Hauer
2024-11-29 11:44 ` [PATCH 03/20] DDR: Add k3 DDR driver Sascha Hauer
2024-11-29 11:44 ` [PATCH 04/20] ARM: move ARM_CPU_PART_* defines to header Sascha Hauer
2024-11-29 11:44 ` [PATCH 05/20] nommu_v7_vectors_init: disable for r5 Sascha Hauer
2024-11-29 11:44 ` [PATCH 06/20] clocksource: timer-ti-dm: add support for K3 SoCs Sascha Hauer
2024-11-29 11:44 ` [PATCH 07/20] ARM: K3: mount /boot even with env handling disabled Sascha Hauer
2024-11-29 11:44 ` [PATCH 08/20] clk: add K3 clk driver Sascha Hauer
2024-11-29 11:44 ` [PATCH 09/20] pmdomain: add K3 driver Sascha Hauer
2024-11-29 11:44 ` [PATCH 10/20] rproc: add K3 arm64 rproc driver Sascha Hauer
2024-11-29 11:44 ` [PATCH 11/20] ARM: k3: add k3_debug_ll_init() Sascha Hauer
2024-11-29 11:44 ` [PATCH 12/20] ARM: K3: use debug_ll code for regular PBL console Sascha Hauer
2024-11-29 11:44 ` [PATCH 13/20] elf: use iomem regions as fallback when loading to non-sdram memory Sascha Hauer
2024-11-29 11:44 ` [PATCH 14/20] rproc: add K3 system_controller Sascha Hauer
2024-11-29 11:44 ` [PATCH 15/20] firmware: ti_sci: add function to get global handle Sascha Hauer
2024-11-29 11:44 ` [PATCH 16/20] ARM: k3: Add initial r5 support Sascha Hauer
2024-11-29 11:44 ` [PATCH 17/20] ARM: k3: Add k3img tool Sascha Hauer
2024-11-29 11:44 ` [PATCH 18/20] ARM: beagleplay: add binary files Sascha Hauer
2024-11-29 11:44 ` [PATCH 19/20] ARM: beagleplay: add Cortex-R5 boot support Sascha Hauer
2024-11-29 11:44 ` [PATCH 20/20] Documentation: add build documentation for TI K3 SoCs Sascha Hauer

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox