Is Intel/Marvell PXA really ARMv4?

Is Intel/Marvell PXA really ARMv4?

[Krzysztof Halasa]

(Commit 36c47ce426cbe7aea59fab4c0218fe07cd80bdc0)

arch/arm/cpu/Kconfig:

+# Xscale PXA25x, PXA27x
+config CPU_XSCALE
+	bool
+	select CPU_32v4T
+

I think all XScale CPUs are (at least) ARM v5TE, aren't they?

StrongARM is/was v4.
-- 
Krzysztof Halasa

_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox

Re: Is Intel/Marvell PXA really ARMv4?

[Robert Jarzmik]

Krzysztof Halasa <khc@pm.waw.pl> writes:

> (Commit 36c47ce426cbe7aea59fab4c0218fe07cd80bdc0)
>
> arch/arm/cpu/Kconfig:
>
> +# Xscale PXA25x, PXA27x
> +config CPU_XSCALE
> +	bool
> +	select CPU_32v4T
> +
>
> I think all XScale CPUs are (at least) ARM v5TE, aren't they?
Yes they are ... but see next lines ...

The PXA processor is an ARMv5TE. The cache-armv5.S in barebox is acutally
matched to be used with ARMv5TEJ and doesn't get along with a v5TE. Hence we
switch the core depenendy to v4t since the callbacks are fully compatible.

That's what in the historical commits of pxa's barebox support.

Cheers.

-- 
Robert

_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox