* [PATCH v2] mci: imx-esdhc-pbl: Fix watermark level value for i.MX
@ 2019-10-01 0:35 Andrey Smirnov
2019-10-01 9:13 ` Ahmad Fatoum
2019-10-02 6:39 ` Sascha Hauer
0 siblings, 2 replies; 3+ messages in thread
From: Andrey Smirnov @ 2019-10-01 0:35 UTC (permalink / raw)
To: barebox; +Cc: Andrey Smirnov, Chris Healy, Ruslan Sushko
Layerscape and i.MX have different semantics of Watermark Level
Register. Whereas the former uses "0" to signify maximum allowed
value, the latter does not.
According to the RM (i.MX8MQ, i.MX6):
"...The read burst length must be less than or equal to the read
watermark level.."
Setting Watermark Level Register to zero violates that limitation. It
appears that, on i.MX8MQ, not following that rule causes certain
configs + toolchains to result in non-bootable image. Specifically,
polling for CICHB, CIDHB and DLA to clear in esdhc_send_cmd() times
out. There doesn't appear to be any clear relationship as to what kind
of image will have the problem, but the following combinations failed
to boot on ZII i.MX8MQ Zest board:
- gcc version 9.2.1 20190827 (Red Hat Cross 9.2.1-1) (GCC) +
imx_v8_defconfig + CONFIG_DEBUG_LL and CONFIG_PBL_CONSOLE
- gcc version 5.5.0 (Timesys 20190405) (custom toolchain) +
imx_v8_defconfig
Setting WML's *_BRST_LE to 16 and *_WML to 128 on i.MX resolves the
issue (same setting that's selected by writing 0 on Layerscape).
Fixes: 48562aeaa8 ("esdhc-xload: check for PRSSTAT_BREN only after each block")
Cc: Chris Healy <cphealy@gmail.com>
Cc: Ruslan Sushko <ruslan.sushko@zii.aero>
Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com>
---
Changes since v1:
- Fixed the value of wrap_wml for Layerscape
drivers/mci/imx-esdhc-pbl.c | 23 ++++++++++++++++++++---
drivers/mci/imx-esdhc.h | 3 +++
2 files changed, 23 insertions(+), 3 deletions(-)
diff --git a/drivers/mci/imx-esdhc-pbl.c b/drivers/mci/imx-esdhc-pbl.c
index aa93af656c..f93ddfa0d5 100644
--- a/drivers/mci/imx-esdhc-pbl.c
+++ b/drivers/mci/imx-esdhc-pbl.c
@@ -28,11 +28,13 @@
#include "imx-esdhc.h"
#define SECTOR_SIZE 512
+#define SECTOR_WML (SECTOR_SIZE / sizeof(u32))
struct esdhc {
void __iomem *regs;
bool is_mx6;
bool is_be;
+ bool wrap_wml;
};
static uint32_t esdhc_read32(struct esdhc *esdhc, int reg)
@@ -107,7 +109,7 @@ static int esdhc_do_data(struct esdhc *esdhc, struct mci_data *data)
}
}
- for (i = 0; i < SECTOR_SIZE / sizeof(uint32_t); i++) {
+ for (i = 0; i < SECTOR_WML; i++) {
databuf = esdhc_read32(esdhc, SDHCI_BUFFER);
*((u32 *)buffer) = databuf;
buffer += 4;
@@ -203,7 +205,7 @@ static int esdhc_read_blocks(struct esdhc *esdhc, void *dst, size_t len)
{
struct mci_cmd cmd;
struct mci_data data;
- u32 val;
+ u32 val, wml;
int ret;
esdhc_write32(esdhc, SDHCI_INT_ENABLE,
@@ -212,7 +214,18 @@ static int esdhc_read_blocks(struct esdhc *esdhc, void *dst, size_t len)
IRQSTATEN_DTOE | IRQSTATEN_DCE | IRQSTATEN_DEBE |
IRQSTATEN_DINT);
- esdhc_write32(esdhc, IMX_SDHCI_WML, 0x0);
+ wml = FIELD_PREP(WML_WR_BRST_LEN, 16) |
+ FIELD_PREP(WML_WR_WML_MASK, SECTOR_WML) |
+ FIELD_PREP(WML_RD_BRST_LEN, 16) |
+ FIELD_PREP(WML_RD_WML_MASK, SECTOR_WML);
+ /*
+ * Some SoCs intrpret 0 as MAX value so for those cases the
+ * above value translates to zero
+ */
+ if (esdhc->wrap_wml)
+ wml = 0;
+
+ esdhc_write32(esdhc, IMX_SDHCI_WML, wml);
val = esdhc_read32(esdhc, SDHCI_CLOCK_CONTROL__TIMEOUT_CONTROL__SOFTWARE_RESET);
val |= SYSCTL_HCKEN | SYSCTL_IPGEN;
@@ -388,6 +401,7 @@ int imx6_esdhc_start_image(int instance)
esdhc.is_be = 0;
esdhc.is_mx6 = 1;
+ esdhc.wrap_wml = false;
return esdhc_start_image(&esdhc, 0x10000000, 0x10000000, 0);
}
@@ -421,6 +435,7 @@ int imx8_esdhc_start_image(int instance)
esdhc.is_be = 0;
esdhc.is_mx6 = 1;
+ esdhc.wrap_wml = false;
return esdhc_start_image(&esdhc, MX8MQ_DDR_CSD1_BASE_ADDR,
MX8MQ_ATF_BL33_BASE_ADDR, SZ_32K);
@@ -447,6 +462,7 @@ int imx8_esdhc_load_piggy(int instance)
esdhc.is_be = 0;
esdhc.is_mx6 = 1;
+ esdhc.wrap_wml = false;
/*
* We expect to be running at MX8MQ_ATF_BL33_BASE_ADDR where the atf
@@ -503,6 +519,7 @@ int ls1046a_esdhc_start_image(unsigned long r0, unsigned long r1, unsigned long
struct esdhc esdhc = {
.regs = IOMEM(0x01560000),
.is_be = true,
+ .wrap_wml = true,
};
unsigned long sdram = 0x80000000;
void (*barebox)(unsigned long, unsigned long, unsigned long) =
diff --git a/drivers/mci/imx-esdhc.h b/drivers/mci/imx-esdhc.h
index 9b79346f90..2d5471969d 100644
--- a/drivers/mci/imx-esdhc.h
+++ b/drivers/mci/imx-esdhc.h
@@ -24,6 +24,7 @@
#include <errno.h>
#include <asm/byteorder.h>
+#include <linux/bitfield.h>
#define SYSCTL_INITA 0x08000000
#define SYSCTL_TIMEOUT_MASK 0x000f0000
@@ -43,7 +44,9 @@
#define WML_WRITE 0x00010000
#define WML_RD_WML_MASK 0xff
+#define WML_WR_BRST_LEN GENMASK(28, 24)
#define WML_WR_WML_MASK 0xff0000
+#define WML_RD_BRST_LEN GENMASK(12, 8)
#define BLKATTR_CNT(x) ((x & 0xffff) << 16)
#define BLKATTR_SIZE(x) (x & 0x1fff)
--
2.21.0
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
^ permalink raw reply [flat|nested] 3+ messages in thread* Re: [PATCH v2] mci: imx-esdhc-pbl: Fix watermark level value for i.MX
2019-10-01 0:35 [PATCH v2] mci: imx-esdhc-pbl: Fix watermark level value for i.MX Andrey Smirnov
@ 2019-10-01 9:13 ` Ahmad Fatoum
2019-10-02 6:39 ` Sascha Hauer
1 sibling, 0 replies; 3+ messages in thread
From: Ahmad Fatoum @ 2019-10-01 9:13 UTC (permalink / raw)
To: Andrey Smirnov, barebox; +Cc: Chris Healy, Ruslan Sushko
Hello,
On 10/1/19 2:35 AM, Andrey Smirnov wrote:
> Layerscape and i.MX have different semantics of Watermark Level
> Register. Whereas the former uses "0" to signify maximum allowed
> value, the latter does not.
>
> According to the RM (i.MX8MQ, i.MX6):
>
> "...The read burst length must be less than or equal to the read
> watermark level.."
>
> Setting Watermark Level Register to zero violates that limitation. It
> appears that, on i.MX8MQ, not following that rule causes certain
> configs + toolchains to result in non-bootable image. Specifically,
> polling for CICHB, CIDHB and DLA to clear in esdhc_send_cmd() times
> out. There doesn't appear to be any clear relationship as to what kind
> of image will have the problem, but the following combinations failed
> to boot on ZII i.MX8MQ Zest board:
>
> - gcc version 9.2.1 20190827 (Red Hat Cross 9.2.1-1) (GCC) +
> imx_v8_defconfig + CONFIG_DEBUG_LL and CONFIG_PBL_CONSOLE
>
> - gcc version 5.5.0 (Timesys 20190405) (custom toolchain) +
> imx_v8_defconfig
I just CC'd you in "ARM: cache_64: invalidate icache in arm_early_mmu_cache_flush",
which fixes an issue that could be the cause for the problems in reproducibility
you've seen.
>
> Setting WML's *_BRST_LE to 16 and *_WML to 128 on i.MX resolves the
> issue (same setting that's selected by writing 0 on Layerscape).
Tested-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
(On the LS1046A, although there isn't really anything that could go wrong there
with this patch).
>
> Fixes: 48562aeaa8 ("esdhc-xload: check for PRSSTAT_BREN only after each block")
> Cc: Chris Healy <cphealy@gmail.com>
> Cc: Ruslan Sushko <ruslan.sushko@zii.aero>
> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com>
> ---
>
> Changes since v1:
>
> - Fixed the value of wrap_wml for Layerscape
>
> drivers/mci/imx-esdhc-pbl.c | 23 ++++++++++++++++++++---
> drivers/mci/imx-esdhc.h | 3 +++
> 2 files changed, 23 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/mci/imx-esdhc-pbl.c b/drivers/mci/imx-esdhc-pbl.c
> index aa93af656c..f93ddfa0d5 100644
> --- a/drivers/mci/imx-esdhc-pbl.c
> +++ b/drivers/mci/imx-esdhc-pbl.c
> @@ -28,11 +28,13 @@
> #include "imx-esdhc.h"
>
> #define SECTOR_SIZE 512
> +#define SECTOR_WML (SECTOR_SIZE / sizeof(u32))
>
> struct esdhc {
> void __iomem *regs;
> bool is_mx6;
> bool is_be;
> + bool wrap_wml;
> };
>
> static uint32_t esdhc_read32(struct esdhc *esdhc, int reg)
> @@ -107,7 +109,7 @@ static int esdhc_do_data(struct esdhc *esdhc, struct mci_data *data)
> }
> }
>
> - for (i = 0; i < SECTOR_SIZE / sizeof(uint32_t); i++) {
> + for (i = 0; i < SECTOR_WML; i++) {
> databuf = esdhc_read32(esdhc, SDHCI_BUFFER);
> *((u32 *)buffer) = databuf;
> buffer += 4;
> @@ -203,7 +205,7 @@ static int esdhc_read_blocks(struct esdhc *esdhc, void *dst, size_t len)
> {
> struct mci_cmd cmd;
> struct mci_data data;
> - u32 val;
> + u32 val, wml;
> int ret;
>
> esdhc_write32(esdhc, SDHCI_INT_ENABLE,
> @@ -212,7 +214,18 @@ static int esdhc_read_blocks(struct esdhc *esdhc, void *dst, size_t len)
> IRQSTATEN_DTOE | IRQSTATEN_DCE | IRQSTATEN_DEBE |
> IRQSTATEN_DINT);
>
> - esdhc_write32(esdhc, IMX_SDHCI_WML, 0x0);
> + wml = FIELD_PREP(WML_WR_BRST_LEN, 16) |
> + FIELD_PREP(WML_WR_WML_MASK, SECTOR_WML) |
> + FIELD_PREP(WML_RD_BRST_LEN, 16) |
> + FIELD_PREP(WML_RD_WML_MASK, SECTOR_WML);
> + /*
> + * Some SoCs intrpret 0 as MAX value so for those cases the
> + * above value translates to zero
> + */
> + if (esdhc->wrap_wml)
> + wml = 0;
> +
> + esdhc_write32(esdhc, IMX_SDHCI_WML, wml);
>
> val = esdhc_read32(esdhc, SDHCI_CLOCK_CONTROL__TIMEOUT_CONTROL__SOFTWARE_RESET);
> val |= SYSCTL_HCKEN | SYSCTL_IPGEN;
> @@ -388,6 +401,7 @@ int imx6_esdhc_start_image(int instance)
>
> esdhc.is_be = 0;
> esdhc.is_mx6 = 1;
> + esdhc.wrap_wml = false;
>
> return esdhc_start_image(&esdhc, 0x10000000, 0x10000000, 0);
> }
> @@ -421,6 +435,7 @@ int imx8_esdhc_start_image(int instance)
>
> esdhc.is_be = 0;
> esdhc.is_mx6 = 1;
> + esdhc.wrap_wml = false;
>
> return esdhc_start_image(&esdhc, MX8MQ_DDR_CSD1_BASE_ADDR,
> MX8MQ_ATF_BL33_BASE_ADDR, SZ_32K);
> @@ -447,6 +462,7 @@ int imx8_esdhc_load_piggy(int instance)
>
> esdhc.is_be = 0;
> esdhc.is_mx6 = 1;
> + esdhc.wrap_wml = false;
>
> /*
> * We expect to be running at MX8MQ_ATF_BL33_BASE_ADDR where the atf
> @@ -503,6 +519,7 @@ int ls1046a_esdhc_start_image(unsigned long r0, unsigned long r1, unsigned long
> struct esdhc esdhc = {
> .regs = IOMEM(0x01560000),
> .is_be = true,
> + .wrap_wml = true,
> };
> unsigned long sdram = 0x80000000;
> void (*barebox)(unsigned long, unsigned long, unsigned long) =
> diff --git a/drivers/mci/imx-esdhc.h b/drivers/mci/imx-esdhc.h
> index 9b79346f90..2d5471969d 100644
> --- a/drivers/mci/imx-esdhc.h
> +++ b/drivers/mci/imx-esdhc.h
> @@ -24,6 +24,7 @@
>
> #include <errno.h>
> #include <asm/byteorder.h>
> +#include <linux/bitfield.h>
>
> #define SYSCTL_INITA 0x08000000
> #define SYSCTL_TIMEOUT_MASK 0x000f0000
> @@ -43,7 +44,9 @@
>
> #define WML_WRITE 0x00010000
> #define WML_RD_WML_MASK 0xff
> +#define WML_WR_BRST_LEN GENMASK(28, 24)
> #define WML_WR_WML_MASK 0xff0000
> +#define WML_RD_BRST_LEN GENMASK(12, 8)
>
> #define BLKATTR_CNT(x) ((x & 0xffff) << 16)
> #define BLKATTR_SIZE(x) (x & 0x1fff)
>
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
^ permalink raw reply [flat|nested] 3+ messages in thread* Re: [PATCH v2] mci: imx-esdhc-pbl: Fix watermark level value for i.MX
2019-10-01 0:35 [PATCH v2] mci: imx-esdhc-pbl: Fix watermark level value for i.MX Andrey Smirnov
2019-10-01 9:13 ` Ahmad Fatoum
@ 2019-10-02 6:39 ` Sascha Hauer
1 sibling, 0 replies; 3+ messages in thread
From: Sascha Hauer @ 2019-10-02 6:39 UTC (permalink / raw)
To: Andrey Smirnov; +Cc: barebox, Chris Healy, Ruslan Sushko
On Mon, Sep 30, 2019 at 05:35:27PM -0700, Andrey Smirnov wrote:
> Layerscape and i.MX have different semantics of Watermark Level
> Register. Whereas the former uses "0" to signify maximum allowed
> value, the latter does not.
>
> According to the RM (i.MX8MQ, i.MX6):
>
> "...The read burst length must be less than or equal to the read
> watermark level.."
>
> Setting Watermark Level Register to zero violates that limitation. It
> appears that, on i.MX8MQ, not following that rule causes certain
> configs + toolchains to result in non-bootable image. Specifically,
> polling for CICHB, CIDHB and DLA to clear in esdhc_send_cmd() times
> out. There doesn't appear to be any clear relationship as to what kind
> of image will have the problem, but the following combinations failed
> to boot on ZII i.MX8MQ Zest board:
>
> - gcc version 9.2.1 20190827 (Red Hat Cross 9.2.1-1) (GCC) +
> imx_v8_defconfig + CONFIG_DEBUG_LL and CONFIG_PBL_CONSOLE
>
> - gcc version 5.5.0 (Timesys 20190405) (custom toolchain) +
> imx_v8_defconfig
>
> Setting WML's *_BRST_LE to 16 and *_WML to 128 on i.MX resolves the
> issue (same setting that's selected by writing 0 on Layerscape).
>
> Fixes: 48562aeaa8 ("esdhc-xload: check for PRSSTAT_BREN only after each block")
> Cc: Chris Healy <cphealy@gmail.com>
> Cc: Ruslan Sushko <ruslan.sushko@zii.aero>
> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com>
> ---
Applied, thanks
Sascha
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2019-10-02 6:39 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-10-01 0:35 [PATCH v2] mci: imx-esdhc-pbl: Fix watermark level value for i.MX Andrey Smirnov
2019-10-01 9:13 ` Ahmad Fatoum
2019-10-02 6:39 ` Sascha Hauer
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox