From: Sascha Hauer <s.hauer@pengutronix.de>
To: Steffen Trumtrar <s.trumtrar@pengutronix.de>
Cc: barebox@lists.infradead.org
Subject: Re: [PATCH v3 04/10] arm: socfgpa: add support for SoCFPGA Agilex5
Date: Tue, 24 Jun 2025 09:48:21 +0200 [thread overview]
Message-ID: <aFpYRVg6r17HK05m@pengutronix.de> (raw)
In-Reply-To: <20250623-v2024-10-0-topic-socfpga-agilex5-v3-4-e9de9e31b2c1@pengutronix.de>
Hi Steffen,
On Mon, Jun 23, 2025 at 03:57:49PM +0200, Steffen Trumtrar wrote:
> Add initial support for the Intel Agilex5 SoCFPGA platform.
>
> The Agilex5 devices have:
> - Quad-core cluster consisting of Dual-core 64-bit Arm Cortex-A76, and dual-core 64-bit Arm Cortex-A55 (SoC only)
> - High-Speed transceivers, up to 17.1 Gbps (group B) and 28.1 Gbps (group A)
> - PCIe Gen4 x4
> - DDR4/LPDDR4/LPDDR5, and DDR5 (group A)
> - Native MIPI CSI-2 and D-PHY (multiple channels)
> - Secure Device Manager (SDM) to support secure configuration and tamper prevention, and hardened cryptographic engines
> (from https://www.rocketboards.org/foswiki/Documentation/ArrowAXE5EagleDevelopmentKit)
This patch contains imported code from elsewhere. Could you leave a note
where the code is from, preferably including a commit hash? This will
become in handy for future updates.
Sascha
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
next prev parent reply other threads:[~2025-06-24 8:25 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-23 13:57 [PATCH v3 00/10] ARM: SoCFPGA: Add initial support for Agilex5 Steffen Trumtrar
2025-06-23 13:57 ` [PATCH v3 01/10] ARM: socfpga: kconfig: sort entries Steffen Trumtrar
2025-06-23 13:57 ` [PATCH v3 02/10] mach: socfpga: debug_ll: rework putc_ll Steffen Trumtrar
2025-06-23 13:57 ` [PATCH v3 03/10] reset: reset-socfpga: build only for 32-bit socfpga Steffen Trumtrar
2025-06-23 13:57 ` [PATCH v3 04/10] arm: socfgpa: add support for SoCFPGA Agilex5 Steffen Trumtrar
2025-06-24 7:48 ` Sascha Hauer [this message]
2025-06-23 13:57 ` [PATCH v3 05/10] linux: clk: add clk_parent_data Steffen Trumtrar
2025-06-24 10:04 ` Sascha Hauer
2025-06-23 13:57 ` [PATCH v3 06/10] clk: support init->parent_data Steffen Trumtrar
2025-06-24 8:10 ` Sascha Hauer
2025-06-23 13:57 ` [PATCH v3 07/10] clk: socfpga: add agilex5 clock support Steffen Trumtrar
2025-06-24 8:45 ` Sascha Hauer
2025-06-23 13:57 ` [PATCH v3 08/10] net: phy: add Analog Devices ADIN1300 Steffen Trumtrar
2025-06-23 13:57 ` [PATCH v3 09/10] net: add support for Designware XGMAC (10gb) ethernet Steffen Trumtrar
2025-06-24 9:57 ` Sascha Hauer
2025-06-23 13:57 ` [PATCH v3 10/10] ARM: socfpga: add Arrow AXE5 Agilex5 board Steffen Trumtrar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aFpYRVg6r17HK05m@pengutronix.de \
--to=s.hauer@pengutronix.de \
--cc=barebox@lists.infradead.org \
--cc=s.trumtrar@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox