From: Michael Tretter <m.tretter@pengutronix.de>
To: distrokit@pengutronix.de
Cc: mtr@pengutronix.de, jzi@pengutronix.de
Subject: [DistroKit] [PATCH 12/20] v8a: kernel: add Rockchip RK356x support
Date: Mon, 5 Sep 2022 18:36:07 +0200 [thread overview]
Message-ID: <20220905163615.2807729-13-m.tretter@pengutronix.de> (raw)
In-Reply-To: <20220905163615.2807729-1-m.tretter@pengutronix.de>
From: Johannes Zink <j.zink@pengutronix.de>
We currently configure the kernel only for the supported Marvell and NXP
SoCs. We are going to add a rockchip rk356x image, so add support for
that SoC as well.
Signed-off-by: Johannes Zink <j.zink@pengutronix.de>
Signed-off-by: Michael Tretter <m.tretter@pengutronix.de>
---
configs/platform-v8a/kernelconfig | 71 ++++++++++++++++++++++++++-----
1 file changed, 61 insertions(+), 10 deletions(-)
diff --git a/configs/platform-v8a/kernelconfig b/configs/platform-v8a/kernelconfig
index 1931a1f65f41..3ccdb3799fb2 100644
--- a/configs/platform-v8a/kernelconfig
+++ b/configs/platform-v8a/kernelconfig
@@ -308,7 +308,7 @@ CONFIG_ARCH_MXC=y
# CONFIG_ARCH_QCOM is not set
# CONFIG_ARCH_REALTEK is not set
# CONFIG_ARCH_RENESAS is not set
-# CONFIG_ARCH_ROCKCHIP is not set
+CONFIG_ARCH_ROCKCHIP=y
# CONFIG_ARCH_S32 is not set
# CONFIG_ARCH_SEATTLE is not set
# CONFIG_ARCH_INTEL_SOCFPGA is not set
@@ -1484,6 +1484,9 @@ CONFIG_PCIE_ALTERA=y
CONFIG_PCIE_ALTERA_MSI=y
CONFIG_PCI_HOST_THUNDER_PEM=y
CONFIG_PCI_HOST_THUNDER_ECAM=y
+CONFIG_PCIE_ROCKCHIP=y
+CONFIG_PCIE_ROCKCHIP_HOST=y
+CONFIG_PCIE_ROCKCHIP_EP=y
# CONFIG_PCIE_MICROCHIP_HOST is not set
#
@@ -1492,9 +1495,11 @@ CONFIG_PCI_HOST_THUNDER_ECAM=y
CONFIG_PCIE_DW=y
CONFIG_PCIE_DW_HOST=y
# CONFIG_PCIE_DW_PLAT_HOST is not set
+# CONFIG_PCIE_DW_PLAT_EP is not set
# CONFIG_PCI_IMX6 is not set
CONFIG_PCI_HISI=y
CONFIG_PCIE_ARMADA_8K=y
+CONFIG_PCIE_ROCKCHIP_DW_HOST=y
CONFIG_PCIE_KIRIN=y
# CONFIG_PCI_MESON is not set
# CONFIG_PCIE_AL is not set
@@ -1509,14 +1514,19 @@ CONFIG_PCIE_KIRIN=y
# Cadence PCIe controllers support
#
# CONFIG_PCIE_CADENCE_PLAT_HOST is not set
+# CONFIG_PCIE_CADENCE_PLAT_EP is not set
# CONFIG_PCI_J721E_HOST is not set
+# CONFIG_PCI_J721E_EP is not set
# end of Cadence PCIe controllers support
# end of PCI controller drivers
#
# PCI Endpoint
#
-# CONFIG_PCI_ENDPOINT is not set
+CONFIG_PCI_ENDPOINT=y
+# CONFIG_PCI_ENDPOINT_CONFIGFS is not set
+# CONFIG_PCI_EPF_TEST is not set
+# CONFIG_PCI_EPF_NTB is not set
# end of PCI Endpoint
#
@@ -1532,7 +1542,6 @@ CONFIG_PCIE_KIRIN=y
#
# Generic Driver Options
#
-CONFIG_AUXILIARY_BUS=y
# CONFIG_UEVENT_HELPER is not set
CONFIG_DEVTMPFS=y
CONFIG_DEVTMPFS_MOUNT=y
@@ -1678,7 +1687,7 @@ CONFIG_MTD_BLOCK=y
#
# CONFIG_FTL is not set
# CONFIG_NFTL is not set
-# CONFIG_INFTL is not set
+CONFIG_INFTL=m
# CONFIG_RFD_FTL is not set
# CONFIG_SSFDC is not set
# CONFIG_SM_FTL is not set
@@ -1768,6 +1777,7 @@ CONFIG_MTD_NAND_MARVELL=y
# CONFIG_MTD_NAND_CADENCE is not set
# CONFIG_MTD_NAND_ARASAN is not set
# CONFIG_MTD_NAND_INTEL_LGM is not set
+CONFIG_MTD_NAND_ROCKCHIP=m
#
# Misc
@@ -2207,7 +2217,8 @@ CONFIG_ETHERNET=y
# CONFIG_NET_VENDOR_AMAZON is not set
# CONFIG_NET_VENDOR_AMD is not set
# CONFIG_NET_VENDOR_AQUANTIA is not set
-# CONFIG_NET_VENDOR_ARC is not set
+CONFIG_NET_VENDOR_ARC=y
+# CONFIG_EMAC_ROCKCHIP is not set
# CONFIG_NET_VENDOR_ASIX is not set
# CONFIG_NET_VENDOR_ATHEROS is not set
# CONFIG_NET_VENDOR_BROADCOM is not set
@@ -2288,6 +2299,7 @@ CONFIG_STMMAC_ETH=y
CONFIG_STMMAC_PLATFORM=y
# CONFIG_DWMAC_DWC_QOS_ETH is not set
CONFIG_DWMAC_GENERIC=y
+CONFIG_DWMAC_ROCKCHIP=y
CONFIG_DWMAC_IMX8=m
# CONFIG_DWMAC_INTEL_PLAT is not set
# CONFIG_DWMAC_LOONGSON is not set
@@ -2925,7 +2937,7 @@ CONFIG_I2C_MUX_PCA954x=y
# end of Multiplexer I2C Chip support
CONFIG_I2C_HELPER_AUTO=y
-CONFIG_I2C_ALGOBIT=y
+CONFIG_I2C_ALGOBIT=m
#
# I2C Hardware Bus support
@@ -3027,6 +3039,7 @@ CONFIG_SPI_ORION=y
CONFIG_SPI_PL022=y
# CONFIG_SPI_PXA2XX is not set
CONFIG_SPI_ROCKCHIP=y
+CONFIG_SPI_ROCKCHIP_SFC=y
# CONFIG_SPI_SC18IS602 is not set
# CONFIG_SPI_SIFIVE is not set
# CONFIG_SPI_MXIC is not set
@@ -3094,6 +3107,7 @@ CONFIG_PINCTRL_MAX77620=y
# CONFIG_PINCTRL_MICROCHIP_SGPIO is not set
# CONFIG_PINCTRL_OCELOT is not set
# CONFIG_PINCTRL_RK805 is not set
+CONFIG_PINCTRL_ROCKCHIP=y
CONFIG_PINCTRL_SINGLE=y
# CONFIG_PINCTRL_STMFX is not set
# CONFIG_PINCTRL_SX150X is not set
@@ -3147,6 +3161,7 @@ CONFIG_GPIO_MB86S7X=y
CONFIG_GPIO_MVEBU=y
CONFIG_GPIO_MXC=y
CONFIG_GPIO_PL061=y
+CONFIG_GPIO_ROCKCHIP=y
# CONFIG_GPIO_SAMA5D2_PIOBU is not set
# CONFIG_GPIO_SIFIVE is not set
# CONFIG_GPIO_SYSCON is not set
@@ -3469,6 +3484,7 @@ CONFIG_IMX_SC_THERMAL=m
CONFIG_IMX8MM_THERMAL=m
# CONFIG_MAX77620_THERMAL is not set
CONFIG_QORIQ_THERMAL=m
+CONFIG_ROCKCHIP_THERMAL=m
CONFIG_ARMADA_THERMAL=y
# CONFIG_GENERIC_ADC_THERMAL is not set
CONFIG_WATCHDOG=y
@@ -3633,6 +3649,7 @@ CONFIG_MFD_ROHM_BD718XX=y
# CONFIG_MFD_STPMIC1 is not set
# CONFIG_MFD_STMFX is not set
# CONFIG_MFD_ATC260X_I2C is not set
+# CONFIG_MFD_KHADAS_MCU is not set
# CONFIG_MFD_QCOM_PM8008 is not set
CONFIG_MFD_VEXPRESS_SYSREG=y
# CONFIG_RAVE_SP_CORE is not set
@@ -4171,12 +4188,12 @@ CONFIG_MMC_SDHCI=y
CONFIG_MMC_SDHCI_IO_ACCESSORS=y
# CONFIG_MMC_SDHCI_PCI is not set
CONFIG_MMC_SDHCI_PLTFM=y
-CONFIG_MMC_SDHCI_OF_ARASAN=y
+# CONFIG_MMC_SDHCI_OF_ARASAN is not set
# CONFIG_MMC_SDHCI_OF_ASPEED is not set
# CONFIG_MMC_SDHCI_OF_AT91 is not set
CONFIG_MMC_SDHCI_OF_ESDHC=y
-# CONFIG_MMC_SDHCI_OF_DWCMSHC is not set
-CONFIG_MMC_SDHCI_CADENCE=y
+CONFIG_MMC_SDHCI_OF_DWCMSHC=y
+# CONFIG_MMC_SDHCI_CADENCE is not set
CONFIG_MMC_SDHCI_ESDHC_IMX=y
# CONFIG_MMC_SDHCI_PXAV3 is not set
CONFIG_MMC_SDHCI_F_SDH30=y
@@ -4193,6 +4210,7 @@ CONFIG_MMC_DW_EXYNOS=y
CONFIG_MMC_DW_HI3798CV200=y
CONFIG_MMC_DW_K3=y
# CONFIG_MMC_DW_PCI is not set
+CONFIG_MMC_DW_ROCKCHIP=y
# CONFIG_MMC_VUB300 is not set
# CONFIG_MMC_USHC is not set
# CONFIG_MMC_USDHI6ROL0 is not set
@@ -4602,6 +4620,13 @@ CONFIG_ARMADA_AP_CP_HELPER=y
CONFIG_ARMADA_37XX_CLK=y
CONFIG_ARMADA_AP806_SYSCON=y
CONFIG_ARMADA_CP110_SYSCON=y
+CONFIG_COMMON_CLK_ROCKCHIP=y
+CONFIG_CLK_PX30=y
+CONFIG_CLK_RK3308=y
+CONFIG_CLK_RK3328=y
+CONFIG_CLK_RK3368=y
+CONFIG_CLK_RK3399=y
+CONFIG_CLK_RK3568=y
# CONFIG_XILINX_VCU is not set
CONFIG_HWSPINLOCK=y
@@ -4610,6 +4635,8 @@ CONFIG_HWSPINLOCK=y
#
CONFIG_TIMER_OF=y
CONFIG_TIMER_PROBE=y
+CONFIG_CLKSRC_MMIO=y
+CONFIG_ROCKCHIP_TIMER=y
CONFIG_ARM_ARCH_TIMER=y
CONFIG_ARM_ARCH_TIMER_EVTSTREAM=y
CONFIG_ARM_ARCH_TIMER_OOL_WORKAROUND=y
@@ -4627,6 +4654,7 @@ CONFIG_IMX_MBOX=y
CONFIG_PLATFORM_MHU=y
# CONFIG_PL320_MBOX is not set
# CONFIG_ARMADA_37XX_RWTM_MBOX is not set
+# CONFIG_ROCKCHIP_MBOX is not set
# CONFIG_ALTERA_MBOX is not set
# CONFIG_MAILBOX_TEST is not set
CONFIG_IOMMU_IOVA=y
@@ -4648,6 +4676,7 @@ CONFIG_IOMMU_DEFAULT_DMA_STRICT=y
# CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set
CONFIG_OF_IOMMU=y
CONFIG_IOMMU_DMA=y
+CONFIG_ROCKCHIP_IOMMU=y
CONFIG_ARM_SMMU=y
# CONFIG_ARM_SMMU_LEGACY_DT_BINDINGS is not set
CONFIG_ARM_SMMU_DISABLE_BYPASS_BY_DEFAULT=y
@@ -4718,6 +4747,9 @@ CONFIG_SOC_IMX8M=y
#
# end of Qualcomm SoC drivers
+CONFIG_ROCKCHIP_GRF=y
+CONFIG_ROCKCHIP_IODOMAIN=m
+CONFIG_ROCKCHIP_PM_DOMAINS=y
CONFIG_SOC_TI=y
#
@@ -4742,7 +4774,9 @@ CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=y
#
# CONFIG_ARM_IMX_BUS_DEVFREQ is not set
# CONFIG_ARM_IMX8M_DDRC_DEVFREQ is not set
-# CONFIG_PM_DEVFREQ_EVENT is not set
+# CONFIG_ARM_RK3399_DMC_DEVFREQ is not set
+CONFIG_PM_DEVFREQ_EVENT=y
+CONFIG_DEVFREQ_EVENT_ROCKCHIP_DFI=m
CONFIG_EXTCON=y
#
@@ -4866,6 +4900,7 @@ CONFIG_MAX9611=m
# CONFIG_MCP3422 is not set
# CONFIG_MCP3911 is not set
# CONFIG_NAU7802 is not set
+CONFIG_ROCKCHIP_SARADC=m
# CONFIG_SD_ADC_MODULATOR is not set
# CONFIG_TI_ADC081C is not set
# CONFIG_TI_ADC0832 is not set
@@ -5280,6 +5315,7 @@ CONFIG_PWM_SYSFS=y
# CONFIG_PWM_IMX27 is not set
# CONFIG_PWM_IMX_TPM is not set
# CONFIG_PWM_PCA9685 is not set
+CONFIG_PWM_ROCKCHIP=m
# CONFIG_PWM_XILINX is not set
#
@@ -5306,6 +5342,7 @@ CONFIG_IMX_INTMUX=y
# end of IRQ chip support
# CONFIG_IPACK_BUS is not set
+CONFIG_ARCH_HAS_RESET_CONTROLLER=y
CONFIG_RESET_CONTROLLER=y
CONFIG_RESET_IMX7=y
CONFIG_RESET_SCMI=y
@@ -5345,6 +5382,17 @@ CONFIG_PHY_MVEBU_CP110_COMPHY=y
# CONFIG_PHY_OCELOT_SERDES is not set
CONFIG_PHY_QCOM_USB_HS=y
# CONFIG_PHY_QCOM_USB_HSIC is not set
+# CONFIG_PHY_ROCKCHIP_DP is not set
+# CONFIG_PHY_ROCKCHIP_DPHY_RX0 is not set
+CONFIG_PHY_ROCKCHIP_EMMC=m
+# CONFIG_PHY_ROCKCHIP_INNO_HDMI is not set
+CONFIG_PHY_ROCKCHIP_INNO_USB2=y
+# CONFIG_PHY_ROCKCHIP_INNO_CSIDPHY is not set
+# CONFIG_PHY_ROCKCHIP_INNO_DSIDPHY is not set
+CONFIG_PHY_ROCKCHIP_NANENG_COMBO_PHY=m
+CONFIG_PHY_ROCKCHIP_PCIE=m
+CONFIG_PHY_ROCKCHIP_TYPEC=m
+CONFIG_PHY_ROCKCHIP_USB=m
CONFIG_PHY_SAMSUNG_USB2=y
# CONFIG_PHY_TUSB1210 is not set
# end of PHY Subsystem
@@ -5381,6 +5429,8 @@ CONFIG_NVMEM_SYSFS=y
# CONFIG_NVMEM_IMX_IIM is not set
CONFIG_NVMEM_IMX_OCOTP=y
CONFIG_NVMEM_IMX_OCOTP_SCU=y
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
# CONFIG_NVMEM_SNVS_LPGPR is not set
# CONFIG_NVMEM_RMEM is not set
@@ -5912,6 +5962,7 @@ CONFIG_CRYPTO_DEV_FSL_CAAM_PRNG_API=y
# CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set
# CONFIG_CRYPTO_DEV_MARVELL_CESA is not set
# CONFIG_CRYPTO_DEV_CAVIUM_ZIP is not set
+CONFIG_CRYPTO_DEV_ROCKCHIP=m
CONFIG_CRYPTO_DEV_VIRTIO=m
# CONFIG_CRYPTO_DEV_SAFEXCEL is not set
CONFIG_CRYPTO_DEV_CCREE=m
--
2.30.2
next prev parent reply other threads:[~2022-09-05 16:36 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-05 16:35 [DistroKit] [PATCH 00/20] Add Radxa Rock 3A support Michael Tretter
2022-09-05 16:35 ` [DistroKit] [PATCH 01/20] v8a: kernel: version bump v5.15 -> v5.19 Michael Tretter
2022-09-05 16:35 ` [DistroKit] [PATCH 02/20] v8a: kernel: disable ACPI Michael Tretter
2022-09-05 16:35 ` [DistroKit] [PATCH 03/20] v8a: kernel: disable VIRTUALIZATION Michael Tretter
2022-09-05 16:35 ` [DistroKit] [PATCH 04/20] v8a: kernel: disable DRM Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 05/20] v8a: kernel: disable SOUND Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 06/20] v8a: kernel: disable MEDIA_SUPPORT Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 07/20] v8a: kernel: disable CHROME_PLATFORMS Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 08/20] v8a: kernel: disable SPMI Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 09/20] v8a: kernel: disable SLIMBUS Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 10/20] v8a: kernel: disable network drivers except for FEC and STMMAC Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 11/20] v8a: kernel: enable SCMI based drivers Michael Tretter
2022-09-05 16:36 ` Michael Tretter [this message]
2022-09-05 16:36 ` [DistroKit] [PATCH 13/20] v8a: barebox: move default environment Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 14/20] v8a: rockchip: add rule for rockchip firmware Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 15/20] v8a: rockchip: add new barebox-rockchip rule Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 16/20] v8a: rockchip: add Radxa Rock 3A image and blspec entry Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 17/20] v8a: rockchip: provide barebox-rock3a.norimg recovery image Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 18/20] v8a: rockchip: copy default barebox env Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 19/20] v8a: rock3a: workaround SDR-UHS1 detection Michael Tretter
2022-09-05 16:36 ` [DistroKit] [PATCH 20/20] doc: v8a: rock3a: Add documentation Michael Tretter
2022-09-05 21:32 ` [DistroKit] [PATCH 00/20] Add Radxa Rock 3A support Robert Schwebel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220905163615.2807729-13-m.tretter@pengutronix.de \
--to=m.tretter@pengutronix.de \
--cc=distrokit@pengutronix.de \
--cc=jzi@pengutronix.de \
--cc=mtr@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox