From: Sascha Hauer <sha@pengutronix.de>
To: Ahmad Fatoum <a.fatoum@pengutronix.de>
Cc: barebox@lists.infradead.org
Subject: Re: [PATCH v2 00/29] RISC-V: add BeagleV Beta board support
Date: Mon, 21 Jun 2021 11:11:39 +0200 [thread overview]
Message-ID: <20210621091139.GR9782@pengutronix.de> (raw)
In-Reply-To: <20210619045055.779-1-a.fatoum@pengutronix.de>
On Sat, Jun 19, 2021 at 06:50:26AM +0200, Ahmad Fatoum wrote:
> The changes allow barebox to run second stage (after ddrinit and second
> boot) on the BeagleV beta board. It does everything necessary to support
> Ethernet, MMC, GPIO, pinmux, pinconf, clock, reset, watchdog, HWRNG and
> DMA between CPU and the cache-incoherent DMA masters.
>
> The current vendor kernel doesn't care much for low-level
> initialization, depending on pinmux, pinconf, clock and reset to happen
> completely in the bootloader. This makes an initial bootloader port
> much more complex, because you need not only care about the peripherals
> you use yourself, but those that Linux may want to access to.
>
> For this reason, there is a starfive-pwrseq driver that binds against
> some nodes like the neural network accelerator, which we will probably
> never support, but at least tickles it resets and enables its clocks.
>
> Some peripherals require writing magic values into registers, which
> this series doesn't do. If your boot hangs, consider checking out:
>
> https://github.com/a3f/barebox/tree/beaglev
>
> instead, which imports some vendor boot code to support more
> peripherals. This series is sufficient to have barebox boot kernels that
> do their own initialization though. Problem is there are no such kernels
> yet ^^.
>
> Candidates for further steps:
>
> - Support more peripherals in starfive-pwrseq
> - Get Designware i2c controller working, so we can use PMIC for reset
> - Get Cadence QSPI working, so barebox can flash itself and use
> environment on flash
> - Figure out the ticket lottery stuff, so we can boot multi-core
> - Replace ddrinit and secondboot with PBL, load from there opensbi
> and then return to barebox proper
> - Complete missing clock tree info when Documentation is available
>
> I can use a hand impementing these, so patches are most certainly
> welcome (Antony, I am looking at you ;-).
>
> v1 was here:
> https://lore.barebox.org/barebox/20210531073821.15257-1-a.fatoum@pengutronix.de/
>
> v1 -> v2:
> - Dropped untested PMIC and flash chip commits. i2c and qspi controller
> drivers in tree don't yet work for BeagleV
> - remove clocksource clutter from console
> - import S-/M-Mode multi-image series, so we can build all images for
> the same ISA in one go
> - Drop barebox,provide-mac-address from OTP driver. This is now done
> via nvmem-cells reference
> - Replace coherent memory from SRAM allocator with non-1:1 mapping:
> Give devices the cached <= 32 bit address, as they are
> cache-incoherent anyway, and use the > 32 bit uncached address from
> CPU side. Works beautifully
> - Drop 64-bit-conversion for dw_mmc. Sascha did it for rk3568 and it
> works for BeagleV too
> - Check Designware ETH coherent memory allocation against mask
> - Rebase on newest clock changes
> - Disable clocks after resets (Sascha)
> - Move repsonsibility of keeping reset-synchronous clocks needed
> for normal operation enabled to drivers (Sascha, off-list)
> - Handle fence.i trap in exception handler to support SoCs without
> Zifencei ISA extension
> - Add some static clock initialization to starfive-pwrseq driver
> - Add pinctrl driver support
> - Add GPIO driver support
> - Add board support
>
>
> Ahmad Fatoum (29):
> clocksource: RISC-V: demote probe success messages to debug level
> RISC-V: virt: select only one timer
> RISC-V: extend multi-image to support both S- and M-Mode
> RISC-V: cpuinfo: return some output for non-SBI systems as well
> RISC-V: S-Mode: propagate Hart ID
> RISC-V: erizo: make it easier to reuse ns16550 debug_ll
> RISC-V: socs: add Kconfig entry for StarFive JH7100
> nvmem: add StarFive OTP support
> RISC-V: dma: support multiple dma_alloc_coherent backends
> RISC-V: add exception support
> RISC-V: support incoherent I-Cache
> drivers: soc: sifive: add basic L2 cache controller driver
> soc: starfive: add support for JH7100 incoherent interconnect
> soc: sifive: l2_cache: enable maximum available cache ways
> net: designware: fix non-1:1 mapped 64-bit systems
> net: designware: add support for IP integrated into StarFive SoC
> mci: allocate DMA-able memory
> mci: allocate sector_buf on demand
> dma: allocate 32-byte aligned buffers by default
> mci: dw_mmc: add optional reset line
> mci: dw_mmc: match against StarFive MMC compatibles
> clk: add initial StarFive clock support
> reset: add StarFive reset controller driver
> watchdog: add StarFive watchdog driver
> hw_random: add driver for RNG on StarFive SoC
> reset: add device_reset_all helper
> gpio: add support for StarFive GPIO controller
> misc: add power sequencing driver for initializing StarFive
> peripherals
> RISC-V: StarFive: add board support for BeagleV Starlight
Applied, thanks
Sascha
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
prev parent reply other threads:[~2021-06-21 9:13 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-19 4:50 Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 01/29] clocksource: RISC-V: demote probe success messages to debug level Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 02/29] RISC-V: virt: select only one timer Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 03/29] RISC-V: extend multi-image to support both S- and M-Mode Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 04/29] RISC-V: cpuinfo: return some output for non-SBI systems as well Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 05/29] RISC-V: S-Mode: propagate Hart ID Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 06/29] RISC-V: erizo: make it easier to reuse ns16550 debug_ll Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 07/29] RISC-V: socs: add Kconfig entry for StarFive JH7100 Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 08/29] nvmem: add StarFive OTP support Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 09/29] RISC-V: dma: support multiple dma_alloc_coherent backends Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 10/29] RISC-V: add exception support Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 11/29] RISC-V: support incoherent I-Cache Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 12/29] drivers: soc: sifive: add basic L2 cache controller driver Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 13/29] soc: starfive: add support for JH7100 incoherent interconnect Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 14/29] soc: sifive: l2_cache: enable maximum available cache ways Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 15/29] net: designware: fix non-1:1 mapped 64-bit systems Ahmad Fatoum
2021-06-21 7:25 ` Sascha Hauer
2021-06-21 7:33 ` Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 16/29] net: designware: add support for IP integrated into StarFive SoC Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 17/29] mci: allocate DMA-able memory Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 18/29] mci: allocate sector_buf on demand Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 19/29] dma: allocate 32-byte aligned buffers by default Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 20/29] mci: dw_mmc: add optional reset line Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 21/29] mci: dw_mmc: match against StarFive MMC compatibles Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 22/29] clk: add initial StarFive clock support Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 23/29] reset: add StarFive reset controller driver Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 24/29] watchdog: add StarFive watchdog driver Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 25/29] hw_random: add driver for RNG on StarFive SoC Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 26/29] reset: add device_reset_all helper Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 27/29] gpio: add support for StarFive GPIO controller Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 28/29] misc: add power sequencing driver for initializing StarFive peripherals Ahmad Fatoum
2021-06-19 4:50 ` [PATCH v2 29/29] RISC-V: StarFive: add board support for BeagleV Starlight Ahmad Fatoum
2021-06-21 9:11 ` Sascha Hauer [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210621091139.GR9782@pengutronix.de \
--to=sha@pengutronix.de \
--cc=a.fatoum@pengutronix.de \
--cc=barebox@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox