From: Ahmad Fatoum <a.fatoum@pengutronix.de>
To: barebox@lists.infradead.org
Subject: [PATCH 00/20] RISC-V: prepare for BeagleV pre-production board support
Date: Mon, 31 May 2021 09:38:01 +0200 [thread overview]
Message-ID: <20210531073821.15257-1-a.fatoum@pengutronix.de> (raw)
This series doesn't yet add BeagleV support, but it lays the groundwork:
- Some drivers are adapted for 64-bit operation
- The incoherent interconnect on the JH7100 is handled
(Will be coherent for JH7110 in normal BeagleV)
- Some basic drivers are added
Notably missing are GPIO, pinctrl and board support. I still need to
clean those up, so they will follow later.
Ahmad Fatoum (20):
RISC-V: socs: add Kconfig entry for StarFive JH7100
net: designware: add support for IP integrated into StarFive SoC
mfd: add TI TPS65086 PMIC restart driver
mtd: spi-nor: cadence: fix 64-bit issues
nvmem: add StarFive OTP support
RISC-V: dma: support multiple dma_alloc_coherent backends
RISC-V: support incoherent I-Cache
soc: add support for StarFive JH7100 incoherent interconnect
soc: sifive: l2_cache: enable maximum available cache ways
net: designware: fix 64-bit incompatibilities
dma: support marking SRAM for coherent DMA use
mci: allocate DMA-able memory
mci: allocate sector_buf on demand
dma: allocate 32-byte aligned buffers by default
mci: dw_mmc: enable use on 64-bit CPUs
mci: dw_mmc: match against generic "snps,dw-mshc" compatible
clk: add initial StarFive clock support
reset: add StarFive reset controller driver
watchdog: add StarFive watchdog driver
hw_random: add driver for RNG on StarFive SoC
arch/riscv/Kconfig.socs | 23 ++
arch/riscv/boot/uncompress.c | 2 +
arch/riscv/cpu/Makefile | 2 +
arch/riscv/cpu/cache.c | 22 ++
arch/riscv/cpu/core.c | 7 +
arch/riscv/cpu/dma.c | 69 ++++
arch/riscv/include/asm/barebox-riscv.h | 2 +
arch/riscv/include/asm/barrier.h | 27 ++
arch/riscv/include/asm/cache.h | 17 +
arch/riscv/include/asm/dma.h | 42 +-
arch/riscv/include/asm/io.h | 10 +
arch/riscv/lib/reloc.c | 8 +
arch/riscv/lib/setupc.S | 2 +
common/Kconfig | 4 +
common/Makefile | 3 +-
drivers/Makefile | 2 +-
drivers/clk/Makefile | 1 +
drivers/clk/starfive/Makefile | 3 +
drivers/clk/starfive/clk.h | 64 +++
drivers/clk/starfive/jh7100-clkgen.c | 363 ++++++++++++++++++
drivers/dma/Kconfig | 6 +
drivers/dma/Makefile | 1 +
drivers/dma/coherent-pool.c | 120 ++++++
drivers/hw_random/Kconfig | 7 +
drivers/hw_random/Makefile | 1 +
drivers/hw_random/starfive-vic-rng.c | 200 ++++++++++
drivers/mci/dw_mmc.c | 28 +-
drivers/mci/mci-core.c | 15 +-
drivers/mfd/Kconfig | 10 +
drivers/mfd/Makefile | 2 +
drivers/mfd/core.c | 25 ++
drivers/mfd/tps65086.c | 76 ++++
drivers/mtd/spi-nor/cadence-quadspi.c | 10 +-
drivers/net/Kconfig | 8 +
drivers/net/Makefile | 1 +
drivers/net/designware.c | 35 +-
drivers/net/designware.h | 7 +-
drivers/net/designware_starfive.c | 109 ++++++
drivers/nvmem/Kconfig | 8 +
drivers/nvmem/Makefile | 2 +
drivers/nvmem/starfive-otp.c | 227 +++++++++++
drivers/power/reset/Kconfig | 6 +
drivers/power/reset/Makefile | 1 +
drivers/power/reset/tps65086-restart.c | 55 +++
drivers/reset/Kconfig | 6 +
drivers/reset/Makefile | 1 +
drivers/reset/reset-starfive-vic.c | 204 ++++++++++
drivers/soc/Makefile | 4 +
drivers/soc/sifive/Makefile | 1 +
drivers/soc/sifive/sifive_l2_cache.c | 158 ++++++++
drivers/watchdog/Kconfig | 7 +
drivers/watchdog/Makefile | 1 +
drivers/watchdog/starfive_wdt.c | 97 +++++
include/dma.h | 7 +-
include/dt-bindings/clock/starfive-jh7100.h | 203 ++++++++++
.../reset-controller/starfive-jh7100.h | 126 ++++++
include/linux/mfd/core.h | 26 ++
include/linux/mfd/tps65086.h | 98 +++++
include/soc/starfive/rstgen.h | 41 ++
include/soc/starfive/sysmain.h | 15 +
60 files changed, 2551 insertions(+), 77 deletions(-)
create mode 100644 arch/riscv/cpu/cache.c
create mode 100644 arch/riscv/cpu/dma.c
create mode 100644 arch/riscv/include/asm/barrier.h
create mode 100644 arch/riscv/include/asm/cache.h
create mode 100644 drivers/clk/starfive/Makefile
create mode 100644 drivers/clk/starfive/clk.h
create mode 100644 drivers/clk/starfive/jh7100-clkgen.c
create mode 100644 drivers/dma/coherent-pool.c
create mode 100644 drivers/hw_random/starfive-vic-rng.c
create mode 100644 drivers/mfd/core.c
create mode 100644 drivers/mfd/tps65086.c
create mode 100644 drivers/net/designware_starfive.c
create mode 100644 drivers/nvmem/starfive-otp.c
create mode 100644 drivers/power/reset/tps65086-restart.c
create mode 100644 drivers/reset/reset-starfive-vic.c
create mode 100644 drivers/soc/Makefile
create mode 100644 drivers/soc/sifive/Makefile
create mode 100644 drivers/soc/sifive/sifive_l2_cache.c
create mode 100644 drivers/watchdog/starfive_wdt.c
create mode 100644 include/dt-bindings/clock/starfive-jh7100.h
create mode 100644 include/dt-bindings/reset-controller/starfive-jh7100.h
create mode 100644 include/linux/mfd/core.h
create mode 100644 include/linux/mfd/tps65086.h
create mode 100644 include/soc/starfive/rstgen.h
create mode 100644 include/soc/starfive/sysmain.h
--
2.29.2
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
next reply other threads:[~2021-05-31 7:39 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-31 7:38 Ahmad Fatoum [this message]
2021-05-31 7:38 ` [PATCH 01/20] RISC-V: socs: add Kconfig entry for StarFive JH7100 Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 02/20] net: designware: add support for IP integrated into StarFive SoC Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 03/20] mfd: add TI TPS65086 PMIC restart driver Ahmad Fatoum
2021-06-07 6:44 ` Sascha Hauer
2021-05-31 7:38 ` [PATCH 04/20] mtd: spi-nor: cadence: fix 64-bit issues Ahmad Fatoum
2021-06-07 6:51 ` Sascha Hauer
2021-05-31 7:38 ` [PATCH 05/20] nvmem: add StarFive OTP support Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 06/20] RISC-V: dma: support multiple dma_alloc_coherent backends Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 07/20] RISC-V: support incoherent I-Cache Ahmad Fatoum
2021-05-31 7:40 ` Ahmad Fatoum
2021-06-07 7:33 ` Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 08/20] soc: add support for StarFive JH7100 incoherent interconnect Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 09/20] soc: sifive: l2_cache: enable maximum available cache ways Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 10/20] net: designware: fix 64-bit incompatibilities Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 11/20] dma: support marking SRAM for coherent DMA use Ahmad Fatoum
2021-06-07 7:34 ` Sascha Hauer
2021-06-07 7:40 ` Ahmad Fatoum
2021-06-07 7:39 ` Sascha Hauer
2021-05-31 7:38 ` [PATCH 12/20] mci: allocate DMA-able memory Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 13/20] mci: allocate sector_buf on demand Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 14/20] dma: allocate 32-byte aligned buffers by default Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 15/20] mci: dw_mmc: enable use on 64-bit CPUs Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 16/20] mci: dw_mmc: match against generic "snps, dw-mshc" compatible Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 17/20] clk: add initial StarFive clock support Ahmad Fatoum
2021-05-31 8:41 ` Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 18/20] reset: add StarFive reset controller driver Ahmad Fatoum
2021-06-07 8:00 ` Sascha Hauer
2021-05-31 7:38 ` [PATCH 19/20] watchdog: add StarFive watchdog driver Ahmad Fatoum
2021-05-31 7:38 ` [PATCH 20/20] hw_random: add driver for RNG on StarFive SoC Ahmad Fatoum
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210531073821.15257-1-a.fatoum@pengutronix.de \
--to=a.fatoum@pengutronix.de \
--cc=barebox@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox